[go: up one dir, main page]

KR910003486A - 비트 순서 전환 장치 - Google Patents

비트 순서 전환 장치 Download PDF

Info

Publication number
KR910003486A
KR910003486A KR1019900010180A KR900010180A KR910003486A KR 910003486 A KR910003486 A KR 910003486A KR 1019900010180 A KR1019900010180 A KR 1019900010180A KR 900010180 A KR900010180 A KR 900010180A KR 910003486 A KR910003486 A KR 910003486A
Authority
KR
South Korea
Prior art keywords
switching
circuit
bit
bits
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019900010180A
Other languages
English (en)
Other versions
KR940005202B1 (ko
Inventor
시게끼 사또우
다이조 사또
Original Assignee
야마모또 다꾸마
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 야마모또 다꾸마, 후지쓰 가부시끼가이샤 filed Critical 야마모또 다꾸마
Publication of KR910003486A publication Critical patent/KR910003486A/ko
Application granted granted Critical
Publication of KR940005202B1 publication Critical patent/KR940005202B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/768—Data position reversal, e.g. bit reversal, byte swapping

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

내용 없음.

Description

비트 순서 전환 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 따라 마이크로 컴퓨터 시스템에 적용된 비트 순서 전환 장치의 실시예를 설명하는 블록 회로도.
제4도는 본 발명의 배럴 쉬프트 유니트를 설명하는 블록회로도.
제6도는 제4도의 16-비트 레프트 쉬프트 유니트의 회로도.

Claims (4)

  1. 각 블록이 소정수의 비트를 갖는 다수의 블록(BKn, BK1, BK2, BK3)을 가지는 데이타의 순서를 전환하기 위한 비트 순서 전환 장치에 있어서, 적어도 2개의 상기 블록의 순서를 전환하기 위한 블록 전환 유니트와 상기 블록중의 하나에 각각 대응하고, 비트의 순서를 전환하는 비트 전환 유니트의 각각이 대응하는 블록에 속하는 다수의 비트 전환 유니트(60, 61, 62, 63)로 이루어지는 비트 순서 전환장치.
  2. 청구범위 제1항에 있어서, 상기 블록 전환 유니트가 배럴 쉬프트 유니트(5)를 포함하는 장치.
  3. 청구범위 제2항에 있어서, 상기 배럴 쉬프트 유니트가 상기 데이타를 수신하기 위한 첫번째와 두번째 입력 래치회로(51,51') 좌측 방향으로 상기 첫번째 입력 래치회로의 출력을 이동시키기 위한 것으로서 상기 첫번째 입력회로에 연결된 직렬의 레프트 쉬프트 레지스터(52,53), 우측 방향으로 상기 두번째 입력 래치회로의 출력을 이동시키기 위한 것으로서 상기 두번째 입력회로에 연결된 직렬의 라이트 쉬프트 레지스터(52',53') 그의 데이타를 선택적으로 출력하기 위한 것으로서 상기 레프트 쉬프트 레지스터 중의 하나의 포스트-스테이지에 연결된 첫 번째 출력 제어회로(54) 및 그의 데이타를 선택적으로 출력하기 위한 것으로서 상기 라이트 쉬프트 레지스터 중의 하나의 포스트-스테이지에 연결된 두번째 출력 제어회로(54')로 이루어지고 그것에 의하여 상기 배럴 쉬프트 유니트가 상기 첫번째와 두번째 출력 제어회로의 출력들 사이에서 논리적인 OR결과를 발생하는 장치.
  4. 청구범위 제1항에 있어서, 상기 비트 전환 유니트의 각각이 대응하는 블록의 모든 비트를 수신하기 위한 다수의 입력 래치회로(LA100, LA104)와 상기 입력 래치회로 중의 하나에 반대로 연결된 다수의 출력 제어회로(G100,Q100)로 이루어지고 그것에 의하여 대응하는 블록의 모든 비트를 전환시키는 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900010180A 1989-07-05 1990-07-05 비트 순서 전환 장치 Expired - Fee Related KR940005202B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP89-171887 1989-07-05
JP1-171887 1989-07-05
JP1171887A JPH0337715A (ja) 1989-07-05 1989-07-05 ビット順反転回路

Publications (2)

Publication Number Publication Date
KR910003486A true KR910003486A (ko) 1991-02-27
KR940005202B1 KR940005202B1 (ko) 1994-06-13

Family

ID=15931641

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900010180A Expired - Fee Related KR940005202B1 (ko) 1989-07-05 1990-07-05 비트 순서 전환 장치

Country Status (5)

Country Link
US (1) US5265259A (ko)
EP (1) EP0407177B1 (ko)
JP (1) JPH0337715A (ko)
KR (1) KR940005202B1 (ko)
DE (1) DE69031444D1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100364851B1 (ko) * 1999-10-26 2002-12-26 유창남 귀금속 박막의 표면 보호용 코팅제 조성물 및 이를 이용한 코팅막 형성 방법

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3187539B2 (ja) * 1992-07-28 2001-07-11 株式会社東芝 データ転送装置
US5519842A (en) * 1993-02-26 1996-05-21 Intel Corporation Method and apparatus for performing unaligned little endian and big endian data accesses in a processing system
US5576982A (en) * 1994-10-17 1996-11-19 Unisys Corporation Fast significant bit calculator and its application to integer multiplication and division
US5682340A (en) * 1995-07-03 1997-10-28 Motorola, Inc. Low power consumption circuit and method of operation for implementing shifts and bit reversals
KR0170722B1 (ko) * 1995-12-29 1999-03-30 김광호 고속 배럴쉬프터
US5963716A (en) * 1996-12-02 1999-10-05 Hewlett-Packard Company Bi-directional data stream decompression
WO1998044409A1 (fr) * 1997-04-03 1998-10-08 Seiko Epson Corporation Micro-ordinateur, dispositif electronique et procede de traitement d'information
US6209017B1 (en) * 1997-08-30 2001-03-27 Lg Electronics Inc. High speed digital signal processor
JPH11110967A (ja) * 1997-10-01 1999-04-23 Nec Corp 半導体メモリ装置
US6043762A (en) * 1998-05-05 2000-03-28 Fairchild Semiconductor Corp. Hardware bit coder
US6351750B1 (en) * 1998-10-16 2002-02-26 Softbook Press, Inc. Dynamic conversion of byte ordering for use on different processor platforms
US6243808B1 (en) * 1999-03-08 2001-06-05 Chameleon Systems, Inc. Digital data bit order conversion using universal switch matrix comprising rows of bit swapping selector groups
EP1213656A1 (fr) * 2000-12-05 2002-06-12 Koninklijke Philips Electronics N.V. Circuit d'inversion pour les conventions directes et indirectes d'un module electronique
US9645820B2 (en) 2013-06-27 2017-05-09 Intel Corporation Apparatus and method to reserve and permute bits in a mask register
US10013253B2 (en) * 2014-12-23 2018-07-03 Intel Corporation Method and apparatus for performing a vector bit reversal
US10318904B2 (en) 2016-05-06 2019-06-11 General Electric Company Computing system to control the use of physical state attainment of assets to meet temporal performance criteria
CN105931660A (zh) * 2016-05-20 2016-09-07 西安紫光国芯半导体有限公司 一种数据拓扑转换器及转换方法及动态存储器

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL292579A (ko) * 1962-05-10
US4506364A (en) * 1982-09-30 1985-03-19 International Business Machines Corporation Memory address permutation apparatus
US4512018A (en) * 1983-03-08 1985-04-16 Burroughs Corporation Shifter circuit
JPS61159686A (ja) * 1985-01-07 1986-07-19 株式会社日立製作所 画像表示装置
JPS6231472A (ja) * 1985-04-03 1987-02-10 Nec Corp ビツト処理回路
US4782457A (en) * 1986-08-18 1988-11-01 Texas Instruments Incorporated Barrel shifter using bit reversers and having automatic normalization
US5012441A (en) * 1986-11-24 1991-04-30 Zoran Corporation Apparatus for addressing memory with data word and data block reversal capability
US4841298A (en) * 1986-12-19 1989-06-20 Fujitsu Limited Bit pattern conversion system
JPS6428752A (en) * 1987-07-24 1989-01-31 Toshiba Corp Data processor
JPH01225987A (ja) * 1988-03-07 1989-09-08 Brother Ind Ltd 文字列表示装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100364851B1 (ko) * 1999-10-26 2002-12-26 유창남 귀금속 박막의 표면 보호용 코팅제 조성물 및 이를 이용한 코팅막 형성 방법

Also Published As

Publication number Publication date
DE69031444D1 (de) 1997-10-23
KR940005202B1 (ko) 1994-06-13
EP0407177B1 (en) 1997-09-17
EP0407177A3 (en) 1991-11-27
US5265259A (en) 1993-11-23
JPH0337715A (ja) 1991-02-19
EP0407177A2 (en) 1991-01-09

Similar Documents

Publication Publication Date Title
KR910003486A (ko) 비트 순서 전환 장치
US4665538A (en) Bidirectional barrel shift circuit
EP0473408A2 (en) Barrel shifter circuit having rotation function
KR920010650A (ko) 프로그래머블 집적회로
KR880014560A (ko) 메모리 회로
KR970068365A (ko) 통신제어장치 및 그것을 사용한 통신시스템
KR970029772A (ko) 비트-시리얼 메트릭스 전치를 위한 초대규모 집적회로
KR930000957A (ko) 응답 신호 컴팩트 방법 및 장치
KR920009091A (ko) A/d 변환기
KR900002557A (ko) 배럴시프터
KR910006986A (ko) 기능선택회로
KR880011656A (ko) 레지스터 회로
KR880008545A (ko) 디코딩회로
KR960032930A (ko) 데이터 전송 회로
SU1580345A1 (ru) Устройство дл выбора среднего из трех двоичных чисел
KR850004669A (ko) 연산 기능 회로 내의 선택 및 로킹회로
SU1762319A1 (ru) Устройство дл сдвига информации
SU1539767A1 (ru) Устройство дл сравнени двоичных чисел
EP0431570A2 (en) Logical circuit
KR960025714A (ko) 개선된 시프트 레지스터
KR960001979A (ko) 배럴 쉬프터 회로
KR920003514A (ko) 배럴시프터
KR200161731Y1 (ko) 다중 채널 선택 장치
KR930010713A (ko) 가변장 부호 변환장치 및 그 변환방법
SU888121A1 (ru) Устройство дл формировани исполнительных адресов

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 19990531

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20000614

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20000614

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000