[go: up one dir, main page]

KR890010903A - 고집적도 메모리용 모드 선택회로 - Google Patents

고집적도 메모리용 모드 선택회로 Download PDF

Info

Publication number
KR890010903A
KR890010903A KR1019870015350A KR870015350A KR890010903A KR 890010903 A KR890010903 A KR 890010903A KR 1019870015350 A KR1019870015350 A KR 1019870015350A KR 870015350 A KR870015350 A KR 870015350A KR 890010903 A KR890010903 A KR 890010903A
Authority
KR
South Korea
Prior art keywords
node
voltage
mode selection
power supply
switching means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019870015350A
Other languages
English (en)
Other versions
KR910003593B1 (ko
Inventor
이동재
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019870015350A priority Critical patent/KR910003593B1/ko
Priority to JP63322275A priority patent/JPH0752578B2/ja
Priority to US07/292,353 priority patent/US4990800A/en
Publication of KR890010903A publication Critical patent/KR890010903A/ko
Application granted granted Critical
Publication of KR910003593B1 publication Critical patent/KR910003593B1/ko
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)

Abstract

내용 없음

Description

고집적도 메모리용 모드 선택회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명에 따른 동작 모드 선택 회로도.
제 2 도는 본 발명의 실시를 위한 공급전압의 타이밍도.

Claims (3)

  1. 리드/라이트 할수 있는 반도체 메모리장치의 동작모드 선택회로에 있어서, 전원전압이 공급되는 제1전압 공급단자와, 접지전압이 공급되는 제2전원 공급단자와, 전원전압보다 소정시간 지연되어 전원전압과 같은 상태의 전압이 입력되는 입력단자와, 소정 전압이 공급되는 모드선택 패드와, 출력단자와, 제1노오드와, 제2노오드와, 제3노오드와, 상기 입력단자와, 제1노오드 사이에 접속되어 입력신호를 반전출력하는 제1반전수단과, 제2노오드의 제2전압 공급단자 사이의 도전 통로를 공급하기 위한 제1노오드의 입력신호에 응답하는 제1스위칭수단과, 제3노오드와 제2전원공급 단자 사이의 도전통로를 공급하기 위한 모드선택 패드의 입력신호에 응답하는 스위칭 수단과, 제2노오드와 제3노오드 사이에 접속되어 제1스위칭 수단과, 제2스위칭 수단의 스위칭에 따라 소정 전압상태를 래치하는 래치수단과, 게이트가 제3노오드에 접속되고 모드선택 패드와 제2원전공급 단자 사이에 채널을 접속한 절연게이트 전계효과 트랜지스터와, 제3노오드와 출력단자 사이에 접속되어 제3노오드의 전압상태를 반전 출력하는 제2반전수단으로 구성된 제어신호 클럭발생 회로를 구비함을 특징으로 하는 회로.
  2. 제 1 항에 있어서, 모드선택할 경우는 모드선택 패드에 전원전압을 본딩함을 특징으로 하는 회로.
  3. 제 1 항에 있어서, 상기 래치수단은 한쌍의 씨모오스 반전게이트의 입력과 출력을 서로크로스로 접속됨을 특징으로 하는 회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019870015350A 1987-12-30 1987-12-30 고집적도 메모리용 모드 선택회로 Expired KR910003593B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019870015350A KR910003593B1 (ko) 1987-12-30 1987-12-30 고집적도 메모리용 모드 선택회로
JP63322275A JPH0752578B2 (ja) 1987-12-30 1988-12-22 高集積度メモリ用モード選択回路
US07/292,353 US4990800A (en) 1987-12-30 1988-12-30 Mode selector for use in semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870015350A KR910003593B1 (ko) 1987-12-30 1987-12-30 고집적도 메모리용 모드 선택회로

Publications (2)

Publication Number Publication Date
KR890010903A true KR890010903A (ko) 1989-08-11
KR910003593B1 KR910003593B1 (ko) 1991-06-07

Family

ID=19267654

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870015350A Expired KR910003593B1 (ko) 1987-12-30 1987-12-30 고집적도 메모리용 모드 선택회로

Country Status (3)

Country Link
US (1) US4990800A (ko)
JP (1) JPH0752578B2 (ko)
KR (1) KR910003593B1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100301920B1 (ko) * 1995-08-23 2001-10-29 로데릭 더블류 루이스 백엔드모드디스에이블가능한집적회로메모리
KR100338337B1 (ko) * 1999-03-26 2002-05-27 가네꼬 히사시 모드 설정 확정 신호 발생 회로

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2650124B2 (ja) * 1989-07-11 1997-09-03 三菱電機株式会社 半導体集積回路
EP0476282A3 (en) * 1990-07-31 1992-06-24 Texas Instruments Incorporated Improvements in or relating to integrated circuits
US5087839A (en) * 1990-10-05 1992-02-11 Unisys Corporation Method of providing flexibility and alterability in VLSI gate array chips
US5237218A (en) * 1991-05-03 1993-08-17 Lattice Semiconductor Corporation Structure and method for multiplexing pins for in-system programming
US5303180A (en) * 1991-08-29 1994-04-12 Texas Instruments Incorporated Pin programmable dram that allows customer to program option desired
JP3776461B2 (ja) * 1991-08-30 2006-05-17 株式会社東芝 半導体集積回路装置およびチップ選別方法
US5353250A (en) * 1991-12-09 1994-10-04 Texas Instruments Inc. Pin programmable dram that provides customer option programmability
US5329174A (en) * 1992-10-23 1994-07-12 Xilinx, Inc. Circuit for forcing known voltage on unconnected pads of an integrated circuit
US5477166A (en) * 1993-04-22 1995-12-19 Benchmarq Microelectronics Programmable output device with integrated circuit
JP3090833B2 (ja) * 1993-12-28 2000-09-25 株式会社東芝 半導体記憶装置
US5557219A (en) * 1994-01-31 1996-09-17 Texas Instruments Incorporated Interface level programmability
DE19647181A1 (de) 1996-11-14 1998-05-20 Siemens Ag Zur Abarbeitung von Softwareprogrammen ausgelegte integrierte Schaltung
US7131033B1 (en) 2002-06-21 2006-10-31 Cypress Semiconductor Corp. Substrate configurable JTAG ID scheme
US7818640B1 (en) 2004-10-22 2010-10-19 Cypress Semiconductor Corporation Test system having a master/slave JTAG controller

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4612459A (en) * 1984-05-31 1986-09-16 Rca Corporation Programmable buffer selectively settable to operate in different modes
JPS6188538A (ja) * 1984-10-05 1986-05-06 Fujitsu Ltd 半導体装置
US4763303A (en) * 1986-02-24 1988-08-09 Motorola, Inc. Write-drive data controller
JP2605687B2 (ja) * 1986-04-17 1997-04-30 三菱電機株式会社 半導体装置
US4721868A (en) * 1986-09-23 1988-01-26 Advanced Micro Devices, Inc. IC input circuitry programmable for realizing multiple functions from a single input
US4783606A (en) * 1987-04-14 1988-11-08 Erich Goetting Programming circuit for programmable logic array I/O cell
JP2659095B2 (ja) * 1987-06-30 1997-09-30 富士通株式会社 ゲートアレイ及びメモリを有する半導体集積回路装置
JP2623460B2 (ja) * 1987-09-16 1997-06-25 株式会社日立製作所 半導体記憶装置
US4835414A (en) * 1988-03-14 1989-05-30 Advanced Micro Devices, Inc. Flexible, reconfigurable terminal pin

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100301920B1 (ko) * 1995-08-23 2001-10-29 로데릭 더블류 루이스 백엔드모드디스에이블가능한집적회로메모리
KR100338337B1 (ko) * 1999-03-26 2002-05-27 가네꼬 히사시 모드 설정 확정 신호 발생 회로

Also Published As

Publication number Publication date
JPH0752578B2 (ja) 1995-06-05
KR910003593B1 (ko) 1991-06-07
JPH025284A (ja) 1990-01-10
US4990800A (en) 1991-02-05

Similar Documents

Publication Publication Date Title
KR890010903A (ko) 고집적도 메모리용 모드 선택회로
US4176289A (en) Driving circuit for integrated circuit semiconductor memory
KR930008859A (ko) 직류 전류를 제거한 데이타 출력 버퍼
KR930003540A (ko) 노이즈가 억제되는 데이타 출력 버퍼
KR840008075A (ko) 스위칭 제어신호 발생용 반도체 집적회로장치
KR880001108A (ko) Cmos 입력회로
KR920000177A (ko) 반도체 집적회로장치
KR930001585A (ko) 출력 회로 및 반도체 집적 회로 장치
KR880001109A (ko) 집적논리회로
US4112296A (en) Data latch
US5355028A (en) Lower power CMOS buffer amplifier for use in integrated circuit substrate bias generators
KR970051355A (ko) 동기형 반도체 메모리 장치의 컬럼 리던던시 회로
KR850003045A (ko) 라인 절환 회로 및 그를 사용한 반도체 메모리
KR960038997A (ko) 반도체 메모리장치의 전류센스앰프회로
KR890007430A (ko) 반도체 장치의 출력회로
KR890013769A (ko) 중간전위생성회로
KR890012319A (ko) 반도체 집적 회로장치
KR910019341A (ko) Ecl 레벨용 입력 버퍼 재생 래치 회로
KR870000805A (ko) 저전력작동 입력버퍼회로
US3953743A (en) Logic circuit
KR890007503A (ko) 반도체집적회로
KR100229857B1 (ko) 래치회로
KR960027331A (ko) 버퍼회로 및 바이어스회로
KR970076845A (ko) 반도체 기억 장치의 입력 회로
KR890001104A (ko) 반도체집적회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

FPAY Annual fee payment

Payment date: 20050506

Year of fee payment: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20060608

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20060608

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000