[go: up one dir, main page]

KR850002907A - Cpu 마이크로 분기구조 - Google Patents

Cpu 마이크로 분기구조 Download PDF

Info

Publication number
KR850002907A
KR850002907A KR1019840005996A KR840005996A KR850002907A KR 850002907 A KR850002907 A KR 850002907A KR 1019840005996 A KR1019840005996 A KR 1019840005996A KR 840005996 A KR840005996 A KR 840005996A KR 850002907 A KR850002907 A KR 850002907A
Authority
KR
South Korea
Prior art keywords
address
microbranch
maintaining
branch structure
micro branch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1019840005996A
Other languages
English (en)
Inventor
화이팅 호스트(외 1) 로버트
Original Assignee
원본 미기재
탄뎀 컴퓨터스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 원본 미기재, 탄뎀 컴퓨터스 인코포레이티드 filed Critical 원본 미기재
Publication of KR850002907A publication Critical patent/KR850002907A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262—Arrangements for next microinstruction selection
    • G06F9/264—Microinstruction selection based on results of processing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3844—Speculative instruction execution using dynamic branch prediction, e.g. using branch history tables

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Microcomputers (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Multi Processors (AREA)
  • Debugging And Monitoring (AREA)
  • Hardware Redundancy (AREA)
  • Communication Control (AREA)
  • Complex Calculations (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Small-Scale Networks (AREA)
  • Electron Tubes For Measurement (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Control By Computers (AREA)
  • Bus Control (AREA)

Abstract

내용 없음

Description

CPU 마이크로 분기구조
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 양호한 실시예에서 이중 속도 마이크로 분기 하드웨어에 관한 블럭도. 제4도는 본 발명에 따른 귀환 어드레스 스택의 양호한 실시예의 블럭도. 제5도는 복수개의 이용할 수 있는 테스트 조건으로부터 선택될 수 있는 마이크로 분기의 결정을 실행하기 위한 블럭도.

Claims (1)

  1. 자료 처리 시스템의 중앙 처리 장치(CPU) 내에서 마이크로 분기를 수행하는 하드웨어에 있어서, 다음 순차 마이크로 명령이 실행될 수 있도록 첫번째 어드레스를 유지하는 수단과 고속 마이크로 분기용의 제2 어드레스를 유지하는 수단과 저속 마이크로 분기용의 제3 어드레스를 유지하는 수단과 상기의 제1, 제2 및 제3의 어드레스 중의 하나를 선택하여 제어 스토어 어드레스 버스상에 두게하는 선택 수단과 상기 선택 수단을 마이크로 코드에 의해 선택된 테스트 조건에 반응하여 제어하는 수단을 구비한 중앙 처리 장치 마이크로 분기 구조.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019840005996A 1983-09-29 1984-09-28 Cpu 마이크로 분기구조 Withdrawn KR850002907A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US537886 1983-09-29
US06/537,886 US4571673A (en) 1983-09-29 1983-09-29 Enhanced CPU microbranching architecture

Publications (1)

Publication Number Publication Date
KR850002907A true KR850002907A (ko) 1985-05-20

Family

ID=24144511

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019840005996A Withdrawn KR850002907A (ko) 1983-09-29 1984-09-28 Cpu 마이크로 분기구조

Country Status (17)

Country Link
US (2) US4571673A (ko)
EP (1) EP0138470B1 (ko)
JP (1) JPS60167036A (ko)
KR (1) KR850002907A (ko)
AT (1) ATE68613T1 (ko)
AU (2) AU577316B2 (ko)
BR (1) BR8404921A (ko)
CA (2) CA1224881A (ko)
DE (1) DE3485172D1 (ko)
DK (1) DK462684A (ko)
FI (1) FI843782A7 (ko)
IL (2) IL73116A (ko)
IN (1) IN162544B (ko)
MX (1) MX156831A (ko)
NO (1) NO843894L (ko)
NZ (2) NZ226263A (ko)
ZA (1) ZA847523B (ko)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4571673A (en) * 1983-09-29 1986-02-18 Tandem Computers Incorporated Enhanced CPU microbranching architecture
CA1223969A (en) * 1984-10-31 1987-07-07 William M. Johnson Microcode control of a parallel architecture microprocessor
JPH0769818B2 (ja) * 1984-10-31 1995-07-31 株式会社日立製作所 デ−タ処理装置
EP0199009A3 (en) * 1985-02-28 1989-05-31 Kabushiki Kaisha Toshiba Path coverage measuring system in a programme
GB8507610D0 (en) * 1985-03-23 1985-05-01 Int Computers Ltd Data processing apparatus
JPS61229134A (ja) * 1985-04-03 1986-10-13 Nec Corp マイクロコンピユ−タ
EP0500193A1 (en) * 1986-01-29 1992-08-26 Digital Equipment Corporation Apparatus and method for execution of branch instructions
JPS6393038A (ja) * 1986-10-07 1988-04-23 Mitsubishi Electric Corp 計算機
US4812989A (en) * 1986-10-15 1989-03-14 Amdahl Corporation Method for executing machine language instructions
US4833599A (en) * 1987-04-20 1989-05-23 Multiflow Computer, Inc. Hierarchical priority branch handling for parallel execution in a parallel processor
US5019967A (en) * 1988-07-20 1991-05-28 Digital Equipment Corporation Pipeline bubble compression in a computer system
CA2030404A1 (en) * 1989-11-27 1991-05-28 Robert W. Horst Microinstruction sequencer
US5377335A (en) * 1991-08-30 1994-12-27 Unisys Corporation Multiple alternate path pipelined microsequencer and method for controlling a computer
US5953510A (en) * 1991-09-05 1999-09-14 International Business Machines Corporation Bidirectional data bus reservation priority controls having token logic
US6662296B1 (en) * 2000-10-02 2003-12-09 International Business Machines Corporation Method and system for testing millicode branch points
US7231511B2 (en) * 2001-12-20 2007-06-12 Intel Corporation Microinstruction pointer stack including speculative pointers for out-of-order execution
JP2006040173A (ja) * 2004-07-29 2006-02-09 Fujitsu Ltd 分岐予測装置および分岐予測方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3725868A (en) * 1970-10-19 1973-04-03 Burroughs Corp Small reconfigurable processor for a variety of data processing applications
US3840861A (en) * 1972-10-30 1974-10-08 Amdahl Corp Data processing system having an instruction pipeline for concurrently processing a plurality of instructions
US3909800A (en) * 1973-12-18 1975-09-30 Honeywell Inf Systems Improved microprogrammed peripheral processing system
US3967104A (en) * 1974-11-26 1976-06-29 Texas Instruments Incorporated Direct and indirect addressing in an electronic digital calculator
US4041462A (en) * 1976-04-30 1977-08-09 International Business Machines Corporation Data processing system featuring subroutine linkage operations using hardware controlled stacks
SE435429B (sv) * 1977-04-26 1984-09-24 Ericsson Telefon Ab L M Anordning for att mot utgaende informationsflodesgrenar forgrena ett inkommande "pipeline"-informationsflode
US4210960A (en) * 1977-09-02 1980-07-01 Sperry Corporation Digital computer with overlapped operation utilizing conditional control to minimize time losses
US4307445A (en) * 1978-11-17 1981-12-22 Motorola, Inc. Microprogrammed control apparatus having a two-level control store for data processor
US4334126A (en) * 1980-02-11 1982-06-08 Stromberg-Carlson Corporation Control circuit for concurrently monitoring and controlling functions and frequency modulating status information in a digital data network
US4373180A (en) * 1980-07-09 1983-02-08 Sperry Corporation Microprogrammed control system capable of pipelining even when executing a conditional branch instruction
US4425628A (en) * 1981-05-26 1984-01-10 General Electric Company Control module for engergy management system
JPS58501959A (ja) * 1981-11-16 1983-11-17 ゴスダルストベニイ　ソユズニイ　インステイチユト　ポ　プロエクテイロバニユ　メタルウルギチエスキフ　ザボドフ シャフト炉壁体冷却装置
US4551798A (en) * 1982-11-03 1985-11-05 Burroughs Corporation Multiple control stores in a pipelined microcontroller for handling nester subroutines
US4571673A (en) * 1983-09-29 1986-02-18 Tandem Computers Incorporated Enhanced CPU microbranching architecture

Also Published As

Publication number Publication date
JPH0139132B2 (ko) 1989-08-18
ZA847523B (en) 1985-07-31
NO843894L (no) 1985-04-01
EP0138470A3 (en) 1986-04-16
BR8404921A (pt) 1985-08-20
DK462684A (da) 1985-03-30
NZ226263A (en) 1989-01-06
AU1830088A (en) 1988-10-27
AU577316B2 (en) 1988-09-22
IL85477A0 (en) 1988-07-31
FI843782L (fi) 1985-03-30
US4571673A (en) 1986-02-18
CA1233568A (en) 1988-03-01
DE3485172D1 (de) 1991-11-21
DK462684D0 (da) 1984-09-27
IL73116A (en) 1988-11-30
MX156831A (es) 1988-10-05
IL73116A0 (en) 1984-12-31
EP0138470A2 (en) 1985-04-24
ATE68613T1 (de) 1991-11-15
JPS60167036A (ja) 1985-08-30
FI843782A0 (fi) 1984-09-26
EP0138470B1 (en) 1991-10-16
CA1224881A (en) 1987-07-28
US4636943A (en) 1987-01-13
AU3359384A (en) 1985-04-04
AU599245B2 (en) 1990-07-12
NZ209665A (en) 1989-01-06
IN162544B (ko) 1988-06-11
FI843782A7 (fi) 1985-03-30

Similar Documents

Publication Publication Date Title
KR850002907A (ko) Cpu 마이크로 분기구조
KR830009518A (ko) 병렬처리용(竝列處理用)데이터 처리 시스템
KR910010328A (ko) 패리티 능력을 가진 디스크 배열 제어기
KR870011524A (ko) 마이크로프로세서칩의 스택프레임캐시
KR840000852A (ko) 2차원 어드레스 장치
KR870004366A (ko) 데이터 처리 시스템
KR910006856A (ko) 어드레스 레지스터를 이용하여 동적으로 버스제어를 실행하는 마이크로컴퓨터
KR860004355A (ko) 1개 또는 다수개의 프로그램을 다수개의 연산부에서 실행가능한 프로셋서
KR850006087A (ko) 데이터 처리 장치
KR960700475A (ko) 명령어 실행 제어를 위해 명령어에 태그를 할당하는 시스템 및 방법
KR870004367A (ko) 데이터 처리 시스템
KR870011537A (ko) 어드레스 변환을 사용한 데이타 처리 시스템
KR930002930A (ko) 고속 병렬 마이크로코드 프로그램 제어기
KR900006853A (ko) 마이크로 프로세서
KR890017615A (ko) 멀티포트 캐시메모리를 가지는 멀티프로세서 시스템
KR840005575A (ko) 비동기 버스 멀티프로세서(multiprocessor:다중처리장치) 시스템
KR860004349A (ko) 시이퀀스 제어기의 프로세스 입출력장치
KR850700079A (ko) 내부 어드레스 맵퍼를 가진 마이크로 컴퓨터
KR910005208A (ko) 학습 장치
KR870004369A (ko) 정보 처리 장치에 있어서의 기억 영역 구조
KR920001522A (ko) 다중 포트 메모리
KR900013390A (ko) 마이크로 프로세서
KR880003240A (ko) 마이크로 프로세서
KR910006852A (ko) 메모리 제어 시스템 및 방법
KR890004238A (ko) 순차접근 기억장치

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19840928

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid