KR850001611A - Semiconductor memory - Google Patents
Semiconductor memory Download PDFInfo
- Publication number
- KR850001611A KR850001611A KR1019840003761A KR840003761A KR850001611A KR 850001611 A KR850001611 A KR 850001611A KR 1019840003761 A KR1019840003761 A KR 1019840003761A KR 840003761 A KR840003761 A KR 840003761A KR 850001611 A KR850001611 A KR 850001611A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor memory
- signal line
- load
- memory according
- redundancy
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/83—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption
- G11C29/832—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption with disconnection of faulty elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 종래 반도체 메모리의 일부 회로도, 제2도~제7도는 본 발명의 실시예이다.1 is a partial circuit diagram of a conventional semiconductor memory, and FIGS. 2 to 7 are embodiments of the present invention.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900003082U KR900010670Y1 (en) | 1983-07-15 | 1990-03-14 | Semiconductor memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58-127770 | 1983-07-15 | ||
JP58127770A JPS6020397A (en) | 1983-07-15 | 1983-07-15 | Semiconductor memory |
Publications (1)
Publication Number | Publication Date |
---|---|
KR850001611A true KR850001611A (en) | 1985-03-30 |
Family
ID=14968258
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019840003761A KR850001611A (en) | 1983-07-15 | 1984-06-29 | Semiconductor memory |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS6020397A (en) |
KR (1) | KR850001611A (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0480915B1 (en) * | 1985-08-20 | 1995-11-22 | STMicroelectronics, Inc. | Defective element disabling circuit having a laser-blown fuse |
JPH01251397A (en) * | 1988-03-30 | 1989-10-06 | Toshiba Corp | Semiconductor memory device |
JPH03142797A (en) * | 1989-10-27 | 1991-06-18 | Nec Ic Microcomput Syst Ltd | Redundant circuit for semiconductor memory |
JP2617617B2 (en) * | 1990-11-16 | 1997-06-04 | 九州日本電気株式会社 | Semiconductor memory |
US5465233A (en) * | 1993-05-28 | 1995-11-07 | Sgs-Thomson Microelectronics, Inc. | Structure for deselecting broken select lines in memory arrays |
US5987632A (en) * | 1997-05-07 | 1999-11-16 | Lsi Logic Corporation | Method of testing memory operations employing self-repair circuitry and permanently disabling memory locations |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56153588A (en) * | 1980-04-25 | 1981-11-27 | Toshiba Corp | Storage device |
JPS57210500A (en) * | 1981-06-19 | 1982-12-24 | Mitsubishi Electric Corp | Semiconductor storage device |
-
1983
- 1983-07-15 JP JP58127770A patent/JPS6020397A/en active Pending
-
1984
- 1984-06-29 KR KR1019840003761A patent/KR850001611A/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JPS6020397A (en) | 1985-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880000965A (en) | Semiconductor memory | |
KR910003665A (en) | Semiconductor memory circuit | |
KR860000659A (en) | M0S Static RAM | |
KR850005917A (en) | Power On / Off Control Circuit | |
ATE97770T1 (en) | POWER ON RESET CIRCUIT ARRANGEMENTS. | |
KR850001611A (en) | Semiconductor memory | |
KR910005463A (en) | Integrated circuits containing nonvolatile memory cells capable of temporarily holding information | |
KR880004633A (en) | Current miller circuit | |
KR910010863A (en) | Short-circuit protection circuit of MOS type power supply with preset dependence on temperature at which power supply is operated | |
KR890004333A (en) | Semiconductor memory device | |
KR880001131A (en) | Output buffer circuit | |
KR850008239A (en) | Semiconductor memory | |
KR960027331A (en) | Buffer circuit and bias circuit | |
KR910010513A (en) | Dynamic RAM Separation Circuit | |
KR880000969A (en) | Static RAM | |
KR920008758A (en) | Power-On Reset Circuit | |
KR920009033A (en) | Discrete current source whose output decreases with increasing control voltage | |
KR970051366A (en) | Fuse Circuits in Semiconductor Memory Devices | |
KR910013749A (en) | Decoding Circuit Using Fuse | |
KR960006733A (en) | Static electricity protection circuit | |
KR910008940A (en) | Reference current circuit | |
KR920003323A (en) | Redundancy Signature of Semiconductor Memory | |
KR910013276A (en) | Semiconductor integrated circuit device | |
KR890013795A (en) | Overvoltage Protection Circuit for MOS Integrated Circuit Output | |
KR890007480A (en) | Constant current circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19840629 |
|
PG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 19890715 Patent event code: PE09021S01D |
|
E601 | Decision to refuse application | ||
PE0601 | Decision on rejection of patent |
Patent event date: 19900214 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 19890715 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |
|
PC1205 | Withdrawal of application forming a basis of a converted application | ||
WICV | Withdrawal of application forming a basis of a converted application |