[go: up one dir, main page]

JPS6417136A - Invalidation control system for cache memory - Google Patents

Invalidation control system for cache memory

Info

Publication number
JPS6417136A
JPS6417136A JP62172589A JP17258987A JPS6417136A JP S6417136 A JPS6417136 A JP S6417136A JP 62172589 A JP62172589 A JP 62172589A JP 17258987 A JP17258987 A JP 17258987A JP S6417136 A JPS6417136 A JP S6417136A
Authority
JP
Japan
Prior art keywords
bus
data
access
memory
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62172589A
Other languages
English (en)
Other versions
JPH0711792B2 (ja
Inventor
Takumi Kishino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62172589A priority Critical patent/JPH0711792B2/ja
Publication of JPS6417136A publication Critical patent/JPS6417136A/ja
Publication of JPH0711792B2 publication Critical patent/JPH0711792B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP62172589A 1987-07-10 1987-07-10 キャッシュメモリの無効化制御方式 Expired - Fee Related JPH0711792B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62172589A JPH0711792B2 (ja) 1987-07-10 1987-07-10 キャッシュメモリの無効化制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62172589A JPH0711792B2 (ja) 1987-07-10 1987-07-10 キャッシュメモリの無効化制御方式

Publications (2)

Publication Number Publication Date
JPS6417136A true JPS6417136A (en) 1989-01-20
JPH0711792B2 JPH0711792B2 (ja) 1995-02-08

Family

ID=15944648

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62172589A Expired - Fee Related JPH0711792B2 (ja) 1987-07-10 1987-07-10 キャッシュメモリの無効化制御方式

Country Status (1)

Country Link
JP (1) JPH0711792B2 (ja)

Also Published As

Publication number Publication date
JPH0711792B2 (ja) 1995-02-08

Similar Documents

Publication Publication Date Title
JPS643755A (en) Cache memory control system
JPS644847A (en) Cache memory capable of maintaining coherence property in case of address disturbance
ES8103868A1 (es) Un sistema para acceder a modulos de memoria
EP0343567A3 (en) Multi-processing system and cache apparatus for use in the same
EP0251056A3 (en) Cache tag lookaside
EP0396892A3 (en) Data processing apparatus
JPS5654558A (en) Write control system for main memory unit
JPS6428756A (en) Buffer control system
JPS6417136A (en) Invalidation control system for cache memory
JPS5466727A (en) Access control system for buffer memory
JPS559228A (en) Memory request control system
JPS6429933A (en) Store buffer controller for buffer storage system
JPS6478361A (en) Data processing system
JPS6467652A (en) Cache memory eliminating data discordance
JPS6459441A (en) Cash system
JPS54140841A (en) Memory control system of multiprocessor system
JPS57130278A (en) Storage device
JPS5447530A (en) Memory control system
GB2036392A (en) Computer system having enhancement circuitry for memory accessing
JPS5593580A (en) Buffer memory control system
JPS6426940A (en) Maintenance test system for shared device
JPS6418858A (en) Storing control system
JPS56143069A (en) Bus coupling system
JPS6435648A (en) Combined series system
FR2298139A1 (fr) Dispositif de recherche et d'execution des instructions dans un process

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees