[go: up one dir, main page]

JPS5760434A - Data transfer controlling system - Google Patents

Data transfer controlling system

Info

Publication number
JPS5760434A
JPS5760434A JP13518980A JP13518980A JPS5760434A JP S5760434 A JPS5760434 A JP S5760434A JP 13518980 A JP13518980 A JP 13518980A JP 13518980 A JP13518980 A JP 13518980A JP S5760434 A JPS5760434 A JP S5760434A
Authority
JP
Japan
Prior art keywords
data
transfer
local bus
system bus
sent out
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13518980A
Other languages
Japanese (ja)
Inventor
Nobuhiko Yamagami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP13518980A priority Critical patent/JPS5760434A/en
Publication of JPS5760434A publication Critical patent/JPS5760434A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To transfer data at a high speed, by simultaneously loading data on a system bus and a local bus, and transferring it, in a transfer system of data which is sent out to the system bus side from the local bus side. CONSTITUTION:Data is sent from a local bus 5, and when data buffers 11, 12 are filled with data, that is to say, a trigger signal 14 is raised, and the data is sent out to a system bus 4. Also, before the data buffers 11, 2 are filled, that is to say, when data is transferred to the second data buffer 12, a data transfer end signal 7 is made active by receiving a rise of its data transfer start information signal, therefore, the next data is sent out to the local bus 5. During this time, transfer is executed already in the system bus 4.
JP13518980A 1980-09-30 1980-09-30 Data transfer controlling system Pending JPS5760434A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13518980A JPS5760434A (en) 1980-09-30 1980-09-30 Data transfer controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13518980A JPS5760434A (en) 1980-09-30 1980-09-30 Data transfer controlling system

Publications (1)

Publication Number Publication Date
JPS5760434A true JPS5760434A (en) 1982-04-12

Family

ID=15145912

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13518980A Pending JPS5760434A (en) 1980-09-30 1980-09-30 Data transfer controlling system

Country Status (1)

Country Link
JP (1) JPS5760434A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3820615C1 (en) * 1987-04-06 1989-12-21 Usui Kokusai Sangyo Kaisha Ltd., Sunto, Shizuoka, Jp
US4917779A (en) * 1989-05-23 1990-04-17 Usui Kokusai Sangyo Kabushiki Kaisha Process for the formation of fluoroplastic coating on surface of zinc, zinc alloy or zinc plating

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3820615C1 (en) * 1987-04-06 1989-12-21 Usui Kokusai Sangyo Kaisha Ltd., Sunto, Shizuoka, Jp
US4917779A (en) * 1989-05-23 1990-04-17 Usui Kokusai Sangyo Kabushiki Kaisha Process for the formation of fluoroplastic coating on surface of zinc, zinc alloy or zinc plating

Similar Documents

Publication Publication Date Title
IE842855L (en) Buffer system for input-output portion of digital data¹processing system
JPS5717049A (en) Direct memory access controlling circuit and data processing system
JPS5760434A (en) Data transfer controlling system
JPS56110125A (en) Data processing device
JPS5794824A (en) Data processing system having bus converter
JPS54531A (en) Channel control system
JPS5760435A (en) Data transfer controlling system
JPS52153634A (en) Information transfer system
JPS5760436A (en) Data transfer control system
JPS5427110A (en) Pusher system for transporting freight car
JPS525203A (en) Data transmission
JPS5211835A (en) Buffer register control system
JPS5717048A (en) Time-division information output system of data transfer circuit
JPS524741A (en) Memory control system
JPS57164330A (en) Input and output interface device
JPS6446827A (en) Printer control system
JPS5247641A (en) Control device of data buffer
JPS5789358A (en) Line control system
JPS55121520A (en) Input-output control system
JPS55153450A (en) Control system for line polarity
JPS5759233A (en) Signal transmitting circuit
JPS5723142A (en) Test printing system of receiving printer
JPS5435653A (en) Information transfer system
JPS55134426A (en) Input/output control system
JPS5510652A (en) Time-division transfer system for asynchronous signal