JPS57174726A - Data transfer controlling system - Google Patents
Data transfer controlling systemInfo
- Publication number
- JPS57174726A JPS57174726A JP56058560A JP5856081A JPS57174726A JP S57174726 A JPS57174726 A JP S57174726A JP 56058560 A JP56058560 A JP 56058560A JP 5856081 A JP5856081 A JP 5856081A JP S57174726 A JPS57174726 A JP S57174726A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- request
- circuit
- permission
- reception
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To cope with a problem of competition of two-way data bus, by displaying the using condition of the data bus and at the same time delaying temporarily the transfer of data until the permission is given by the priority among the using requests. CONSTITUTION:When a request signal is received, the contents of the tag signal is examined through a request discriminating circuit 101. Then an FF102 is set in the case of a receiving request; while an FF103 is set in the case of a transmitting request. When the FF102 is set, a request reception control circuit 104 sends back a reception signal. While in case the FF103 is set, the output of the FF103 is supplied to a bus priority circuit 105 in the form of a bus using request (transmission) and along with a bus using request (reception) which is delivered from a reception answer FF109. Then the permission is given in order of priority. Then a bus busy display FF107 is set via an OR circuit 100 and by the bus use permission signal which is delivered from the circuit 105. At the same time, the permission is inhibited for other bus using request until the use of bus is over.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56058560A JPS6028021B2 (en) | 1981-04-20 | 1981-04-20 | Data transfer control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56058560A JPS6028021B2 (en) | 1981-04-20 | 1981-04-20 | Data transfer control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57174726A true JPS57174726A (en) | 1982-10-27 |
| JPS6028021B2 JPS6028021B2 (en) | 1985-07-02 |
Family
ID=13087834
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56058560A Expired JPS6028021B2 (en) | 1981-04-20 | 1981-04-20 | Data transfer control method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6028021B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59119942A (en) * | 1982-12-21 | 1984-07-11 | テキサス・インスツルメンツ・インコ−ポレイテツド | Communication equipment |
| JPS60116758U (en) * | 1984-01-13 | 1985-08-07 | 東洋電機製造株式会社 | data transfer control device |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0375899U (en) * | 1989-11-21 | 1991-07-30 |
-
1981
- 1981-04-20 JP JP56058560A patent/JPS6028021B2/en not_active Expired
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59119942A (en) * | 1982-12-21 | 1984-07-11 | テキサス・インスツルメンツ・インコ−ポレイテツド | Communication equipment |
| JPH0475700B2 (en) * | 1982-12-21 | 1992-12-01 | Texas Instruments Inc | |
| JPS60116758U (en) * | 1984-01-13 | 1985-08-07 | 東洋電機製造株式会社 | data transfer control device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6028021B2 (en) | 1985-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES8102439A1 (en) | Data-transfer controlling system. | |
| JPS57174726A (en) | Data transfer controlling system | |
| JPS5723166A (en) | Parallel data processing system driven by tree structure data | |
| JPS55147851A (en) | Communication controlling system | |
| JPS57131149A (en) | Storage type data transfer system | |
| JPS57176465A (en) | Main storage control system | |
| JPS57183154A (en) | Multispeed transmission system | |
| JPS5794824A (en) | Data processing system having bus converter | |
| JPS5723142A (en) | Test printing system of receiving printer | |
| JPS57141741A (en) | Input and output control system | |
| JPS5533318A (en) | Communication system | |
| JPS5759233A (en) | Signal transmitting circuit | |
| JPS57136241A (en) | Data transfer system | |
| JPS5619251A (en) | Data transmission/reception control system | |
| JPS5643850A (en) | Intermultiplexer communication control system | |
| JPS5489456A (en) | Buffer open control processing method | |
| JPS5538717A (en) | Facsimile transmission equipment | |
| JPS5789358A (en) | Line control system | |
| JPS55136749A (en) | Data signal conversion system | |
| JPS5633725A (en) | Connecting system for external unit | |
| JPS5760435A (en) | Data transfer controlling system | |
| JPS57150017A (en) | Direct memory access system | |
| JPS55153450A (en) | Control system for line polarity | |
| JPS57192154A (en) | Continuous transmitting and receiving system for block signal | |
| JPS5553723A (en) | Input/output interruption control system |