JPS57159348A - Microprogram control system - Google Patents
Microprogram control systemInfo
- Publication number
- JPS57159348A JPS57159348A JP4489181A JP4489181A JPS57159348A JP S57159348 A JPS57159348 A JP S57159348A JP 4489181 A JP4489181 A JP 4489181A JP 4489181 A JP4489181 A JP 4489181A JP S57159348 A JPS57159348 A JP S57159348A
- Authority
- JP
- Japan
- Prior art keywords
- exceptional
- entry
- processing
- routine
- normal routine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/28—Enhancement of operational speed, e.g. by using several microcontrol devices operating in parallel
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To improve the execution speed, by executing exceptional processing with an exceptional processing entry in pair with a normal routine, when an exceptional state is generated in executing the processing corresponding to a macroinstruction. CONSTITUTION:A control memory 5 instructs a microprogram corresponding to a macroinstruction with a normal routine entry and also instructs an exceptional processing routine corresponding to the exceptional processing entry. At least, one bit in access address information to the memory 5 from an output with an exceptional detection circuit 3 is set or reset. An exceptional entry is accessed in place of a normal routine entry at the presence of the exceptional state and branched into the corresponding exceptional processing routine and the access address information accessing the normal routine entry is stacked to an address stack section 6.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4489181A JPS57159348A (en) | 1981-03-27 | 1981-03-27 | Microprogram control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4489181A JPS57159348A (en) | 1981-03-27 | 1981-03-27 | Microprogram control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57159348A true JPS57159348A (en) | 1982-10-01 |
JPS6141421B2 JPS6141421B2 (en) | 1986-09-16 |
Family
ID=12704098
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4489181A Granted JPS57159348A (en) | 1981-03-27 | 1981-03-27 | Microprogram control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57159348A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59188745A (en) * | 1983-04-08 | 1984-10-26 | Nec Corp | Exception detecting system |
JPS63147236A (en) * | 1986-12-10 | 1988-06-20 | Nec Corp | Information processor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5242339A (en) * | 1975-09-30 | 1977-04-01 | Nec Corp | Micro instruction address production system |
-
1981
- 1981-03-27 JP JP4489181A patent/JPS57159348A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5242339A (en) * | 1975-09-30 | 1977-04-01 | Nec Corp | Micro instruction address production system |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59188745A (en) * | 1983-04-08 | 1984-10-26 | Nec Corp | Exception detecting system |
JPH0441377B2 (en) * | 1983-04-08 | 1992-07-08 | Nippon Electric Co | |
JPS63147236A (en) * | 1986-12-10 | 1988-06-20 | Nec Corp | Information processor |
Also Published As
Publication number | Publication date |
---|---|
JPS6141421B2 (en) | 1986-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56140452A (en) | Memory protection system | |
MY121544A (en) | Execution of data processing instructions. | |
JPS57185545A (en) | Information processor | |
EP0220683A3 (en) | Storage area structure in information processor | |
JPS57159348A (en) | Microprogram control system | |
JPS5757370A (en) | Access control system | |
JPS5326632A (en) | Common memory control unit | |
JPS55157022A (en) | Output circuit for microcomputer | |
JPS577690A (en) | Initial program loading system | |
JPS57189251A (en) | Instruction advance fetch control system | |
JPS5657111A (en) | Sequence controller | |
JPS5663652A (en) | Information processing unit | |
JPS5696336A (en) | Processing system for multilayer level microprogram | |
JPS55115159A (en) | Information processing unit | |
JPS5654510A (en) | Data transferring method of sequencer | |
JPS55112661A (en) | Memory control unit | |
JPS5462735A (en) | Memory control system | |
JPS57191763A (en) | Dynamic overlay detecting device for program | |
JPS56103740A (en) | Decimal divider | |
JPS5498125A (en) | Control storage unit of computer | |
JPS54129934A (en) | Data access control system | |
JPS5362939A (en) | Common information control system | |
EP0229253A3 (en) | Data processor with virtual memory management | |
JPS5621258A (en) | Failure storage system in central processing unit | |
JPS5561855A (en) | Level control system |