[go: up one dir, main page]

JPS57133647A - Method for separating chip from semiconductor wafer - Google Patents

Method for separating chip from semiconductor wafer

Info

Publication number
JPS57133647A
JPS57133647A JP1804981A JP1804981A JPS57133647A JP S57133647 A JPS57133647 A JP S57133647A JP 1804981 A JP1804981 A JP 1804981A JP 1804981 A JP1804981 A JP 1804981A JP S57133647 A JPS57133647 A JP S57133647A
Authority
JP
Japan
Prior art keywords
slot
area
wafer
cut
high density
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1804981A
Other languages
Japanese (ja)
Inventor
Shigeru Yasuami
Masayasu Abe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP1804981A priority Critical patent/JPS57133647A/en
Publication of JPS57133647A publication Critical patent/JPS57133647A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)

Abstract

PURPOSE:To restrain the diffusion of crack or transposition resulting from dicing by a method wherein a high density impurity area is formed in the prearranged area for separating slot or along the both sides of the slot and a separating slot is cut by means of a dicing blade and the like when a chip is separated from a wafer. CONSTITUTION:An area to be divided into chips is set up in a semiconductor wafer 41 whereon a slot is cut by means of a diamond blade and the like to divide the wafer into chips by bending the said wafer 41. At this time, the impurities are diffused in the prearranged area for separating slot from the wafer surface to form a high density impurity area 51 wherein a slot is cut by means of thrusting a blade at the central part thereof. Otherwise, another high density impurity area 52 is formed at both sides of the separating slot and a blade is pressed on the area surrounded by the areas 52 to cut the slot which is compressed by a roller and the like to divide the slot into individual chips. Through these procedures, the crack and the like resulting from dicing may be absorbed into said high density area to prevent the crack and the like from difusing in the active element area in chips.
JP1804981A 1981-02-12 1981-02-12 Method for separating chip from semiconductor wafer Pending JPS57133647A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1804981A JPS57133647A (en) 1981-02-12 1981-02-12 Method for separating chip from semiconductor wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1804981A JPS57133647A (en) 1981-02-12 1981-02-12 Method for separating chip from semiconductor wafer

Publications (1)

Publication Number Publication Date
JPS57133647A true JPS57133647A (en) 1982-08-18

Family

ID=11960832

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1804981A Pending JPS57133647A (en) 1981-02-12 1981-02-12 Method for separating chip from semiconductor wafer

Country Status (1)

Country Link
JP (1) JPS57133647A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5691248A (en) * 1995-07-26 1997-11-25 International Business Machines Corporation Methods for precise definition of integrated circuit chip edges
US5705425A (en) * 1992-05-28 1998-01-06 Fujitsu Limited Process for manufacturing semiconductor devices separated by an air-bridge

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5705425A (en) * 1992-05-28 1998-01-06 Fujitsu Limited Process for manufacturing semiconductor devices separated by an air-bridge
US5691248A (en) * 1995-07-26 1997-11-25 International Business Machines Corporation Methods for precise definition of integrated circuit chip edges
US5925924A (en) * 1995-07-26 1999-07-20 International Business Machines Corporation Methods for precise definition of integrated circuit chip edges

Similar Documents

Publication Publication Date Title
US5904548A (en) Trench scribe line for decreased chip spacing
CA2113019A1 (en) Integrated partial sawing process
TW344093B (en) Method for manufacturing completely circular semiconductor wafers
JPS57133647A (en) Method for separating chip from semiconductor wafer
JPS566451A (en) Deviding method of semiconductor device
FR2410363A1 (en) Barrier formation in semiconductor - by cutting slot in semiconductor and then diffusing two layers simultaneously on its either side
JPS5441665A (en) Manufacture for semiconductor device
JPS5293279A (en) Forming method for silicon gate electrode
JPS6475207A (en) Treatment device for wafer
JPS6450541A (en) Dicing line structure for separation cutting in semiconductor chip
JPS5382261A (en) Semiconductor wafer dicing method
JPS5276872A (en) Cutting method of semiconductor wafer
JPS5245290A (en) Integrated circuit of semiconductor and method for its fabrication
JPS5323565A (en) Production of bump semiconductor device
JPS53133380A (en) Manufacture of semiconductor element
JPS53101263A (en) Semiconductor device
JPS535957A (en) Manufacture of semiconductor device
JPS5386570A (en) Production of semiconductor device
JPS5211764A (en) Method of manufacturing semiconductor device
GB1201732A (en) Manufacture of semiconductor elements
JPS55162242A (en) Semiconductor-wafer-pasted substrate
JPS5422759A (en) Handling method for semiconductor wafer
JPS52155982A (en) Semiconductor device
JPS5346270A (en) Production of semiconductor device
JPS5211761A (en) Method of cutting semiconductor wafers