JPS57133646A - Semiconductor integrated circuit device and manufacture thereof - Google Patents
Semiconductor integrated circuit device and manufacture thereofInfo
- Publication number
- JPS57133646A JPS57133646A JP56019463A JP1946381A JPS57133646A JP S57133646 A JPS57133646 A JP S57133646A JP 56019463 A JP56019463 A JP 56019463A JP 1946381 A JP1946381 A JP 1946381A JP S57133646 A JPS57133646 A JP S57133646A
- Authority
- JP
- Japan
- Prior art keywords
- film
- layer
- groove
- whole surface
- sio2
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
Abstract
PURPOSE:To obtain the insulation isolation free from bird's beaks by a method wherein, when an IC device is insulation-isolated using a delivative, a U-shape isolation groove is provided surrounding an active region, the groove is filled up with a PSG film through the intermediaries of an SiO2 film and an Si3N4 film, and then the surface of the above is covered by an SiO2 film by performing oxidation of a polycrystalline Si. CONSTITUTION:An N<+> type buried layer 19 is formed by diffusion on a P type Si substrate 11, an N type layer 12 is epitaxially grown on the whole surface including the layer 19, and an SiO2 film 20 and an Si3N4 film 21 are laminated and coated on the whole surface. Then the active region 18, located on a layer 19, is covered with photoresist pattern 22, a dry etching is performed, a U-shape groove 13 entering into the substrate 11 is provided, and the region 18 is formed into an island shape. Subsequently, the pattern 22 is removed, an SiO2 film 14 which will be connected to the film 20 is coated on the exposed surface of the groove 13, a PSG film 15 is laminated on the whole surface along the film 14, the film 15 is fused by performing heat treatment, and the groove 13 is filled up with the film 15. Then, a polycrystalline Si layer 24 is grown on the whole surface, the layer 24 is converted to an SiO2 film 16 by performing heat treatment, and the region 18 is delivative-isolated using the films 15 and 16.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56019463A JPS57133646A (en) | 1981-02-12 | 1981-02-12 | Semiconductor integrated circuit device and manufacture thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56019463A JPS57133646A (en) | 1981-02-12 | 1981-02-12 | Semiconductor integrated circuit device and manufacture thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57133646A true JPS57133646A (en) | 1982-08-18 |
Family
ID=12000013
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56019463A Pending JPS57133646A (en) | 1981-02-12 | 1981-02-12 | Semiconductor integrated circuit device and manufacture thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57133646A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5827342A (en) * | 1981-07-27 | 1983-02-18 | インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン | Method of forming dielectric isolation region |
JPS6020530A (en) * | 1983-07-14 | 1985-02-01 | Nec Corp | Forming method of element isolation region |
JPS61114549A (en) * | 1984-11-09 | 1986-06-02 | Nec Corp | Manufacture of semiconductor integrated circuit device |
JPH0685413B2 (en) * | 1984-11-01 | 1994-10-26 | エヌ・シー・アール・インターナショナル・インコーポレイテッド | Method for forming insulating region on semiconductor substrate |
-
1981
- 1981-02-12 JP JP56019463A patent/JPS57133646A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5827342A (en) * | 1981-07-27 | 1983-02-18 | インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン | Method of forming dielectric isolation region |
JPS6020530A (en) * | 1983-07-14 | 1985-02-01 | Nec Corp | Forming method of element isolation region |
JPH0685413B2 (en) * | 1984-11-01 | 1994-10-26 | エヌ・シー・アール・インターナショナル・インコーポレイテッド | Method for forming insulating region on semiconductor substrate |
JPS61114549A (en) * | 1984-11-09 | 1986-06-02 | Nec Corp | Manufacture of semiconductor integrated circuit device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54161268A (en) | Method of manufacturing semiconductor device growing silicon layer on sapphire substrate | |
JPS54100273A (en) | Memory circuit and variable resistance element | |
JPS55160444A (en) | Manufacture of semiconductor device | |
JPS57133646A (en) | Semiconductor integrated circuit device and manufacture thereof | |
JPS5642367A (en) | Manufacture of bipolar integrated circuit | |
JPS57133645A (en) | Semiconductor integrated circuit device and manufacture thereof | |
JPS53148988A (en) | Manufacture of semiconductor substrate | |
JPS56129337A (en) | Insulative separation structure for semiconductor monolithic integrated circuit | |
JPS5541738A (en) | Preparation of semiconductor device | |
JPS5735368A (en) | Manufacture of semiconductor device | |
JPS56137648A (en) | Manufacture of semiconductor device | |
JPS6430244A (en) | Manufacture of semiconductor device | |
JPS57102045A (en) | Manufacture of semiconductor device | |
JPS6453435A (en) | Formation of element isolation region | |
JPS6468949A (en) | Manufacture of semiconductor device | |
JPS54132177A (en) | Semiconductor device and its manufacture | |
JPS5735340A (en) | Manufacture of semiconductor device | |
JPS5539634A (en) | Manufacture of semiconductor | |
JPS57145330A (en) | Manufacture of semiconductor device | |
JPS5482981A (en) | Nanufacture of semiconductor device | |
JPS57106048A (en) | Manufacture of semiconductor device | |
JPS5538084A (en) | Semiconductor integrated circuit device | |
JPS54114187A (en) | Integrated circuit device | |
JPS57199231A (en) | Manufacture of semiconductor device | |
JPS54140486A (en) | Manufacture of semiconductor device |