[go: up one dir, main page]

JPS57127981A - Digital signal storage device - Google Patents

Digital signal storage device

Info

Publication number
JPS57127981A
JPS57127981A JP56013167A JP1316781A JPS57127981A JP S57127981 A JPS57127981 A JP S57127981A JP 56013167 A JP56013167 A JP 56013167A JP 1316781 A JP1316781 A JP 1316781A JP S57127981 A JPS57127981 A JP S57127981A
Authority
JP
Japan
Prior art keywords
digital signal
period
time
memories
data input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56013167A
Other languages
Japanese (ja)
Inventor
Masao Ueda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinmaywa Industries Ltd
Original Assignee
Shin Meiva Industry Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Meiva Industry Ltd filed Critical Shin Meiva Industry Ltd
Priority to JP56013167A priority Critical patent/JPS57127981A/en
Publication of JPS57127981A publication Critical patent/JPS57127981A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

PURPOSE:To achieve write-in or readout by using a memory having a cycle time more than the period of a digital signal, through the provision of a memory controller accessed with shifted time sequentially for a plurality of memories. CONSTITUTION:Memories 5a-5d in which the cycle time being the sum between the access time and the data input and output time is the period or more of a digital signal to be stored in a device and the data input/output time is the period or less of the said digital signal, are provided for the number which can not be accessed duplicatedly. The said digital signal can be read in or read out, by accessing the said memories 5a-5d sequentially with shifted time, so that the memory controller 7 can be operated with a period equal to the period of the said digital signal and the data input/output time of the said memories 5a-5d is overlapped with the period of the said digital signal. The memory controller 7 consists of the content as shown in Figure, for example.
JP56013167A 1981-01-30 1981-01-30 Digital signal storage device Pending JPS57127981A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56013167A JPS57127981A (en) 1981-01-30 1981-01-30 Digital signal storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56013167A JPS57127981A (en) 1981-01-30 1981-01-30 Digital signal storage device

Publications (1)

Publication Number Publication Date
JPS57127981A true JPS57127981A (en) 1982-08-09

Family

ID=11825611

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56013167A Pending JPS57127981A (en) 1981-01-30 1981-01-30 Digital signal storage device

Country Status (1)

Country Link
JP (1) JPS57127981A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6364485A (en) * 1986-09-05 1988-03-22 Fuji Photo Film Co Ltd Digital still camera
JPH01144139A (en) * 1987-11-30 1989-06-06 Daikin Ind Ltd sequential address generator
JPH01226285A (en) * 1988-03-04 1989-09-08 Sharp Corp Digital storage device for analog signal

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5361234A (en) * 1976-11-12 1978-06-01 Matsushita Electric Ind Co Ltd Memory unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5361234A (en) * 1976-11-12 1978-06-01 Matsushita Electric Ind Co Ltd Memory unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6364485A (en) * 1986-09-05 1988-03-22 Fuji Photo Film Co Ltd Digital still camera
JPH01144139A (en) * 1987-11-30 1989-06-06 Daikin Ind Ltd sequential address generator
JPH01226285A (en) * 1988-03-04 1989-09-08 Sharp Corp Digital storage device for analog signal

Similar Documents

Publication Publication Date Title
ES8503868A1 (en) Buffer-storage control system.
JPS5785255A (en) Memory storage for integrated circuit
JPS5651093A (en) Semiconductor storage device
JPS57127981A (en) Digital signal storage device
JPS5715286A (en) Memory device
JPS57157365A (en) Busy control system of memory controller
JPS578980A (en) Memory device
JPS56159885A (en) Storage device
JPS5512571A (en) Control system for memory element
JPS57182247A (en) Buffer memory device
JPS5779738A (en) Delay equalizing circuit
JPS54145444A (en) Control system of buffer memory
JPS5759260A (en) Microcomputer
JPS5538683A (en) Mass-storage static shift register
JPS57127982A (en) Memory address system
EP0314524A3 (en) Digital data processor having data-unscrambling function
JPS5481035A (en) Ic memory unit
JPS57147183A (en) Shift register
EP0278391A3 (en) Memory system
JPS5616997A (en) Readout circuit for read only memory
JPS5724120A (en) Data arrangement conversion circuit
JPS57207942A (en) Unpacking circuit
JPS5774891A (en) Logical circuit
FR2309015A1 (en) Associative memory using random access memory units - has auxiliary memory storing words of less bits than main memory
JPS54153538A (en) Read write access system to reloadable memory