[go: up one dir, main page]

JPS5694863A - Carrier wave regenerating system - Google Patents

Carrier wave regenerating system

Info

Publication number
JPS5694863A
JPS5694863A JP17037879A JP17037879A JPS5694863A JP S5694863 A JPS5694863 A JP S5694863A JP 17037879 A JP17037879 A JP 17037879A JP 17037879 A JP17037879 A JP 17037879A JP S5694863 A JPS5694863 A JP S5694863A
Authority
JP
Japan
Prior art keywords
frequency
vco5
differentiator
signal
pseudo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17037879A
Other languages
Japanese (ja)
Inventor
Susumu Sasaki
Eiji Suzuki
Katsumi Wakatsuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17037879A priority Critical patent/JPS5694863A/en
Publication of JPS5694863A publication Critical patent/JPS5694863A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2271—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
    • H04L27/2272—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals using phase locked loops

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To reduce possibility for the pseudo pull-in, by having a control in the direction of reference frequency only at the initial time in case the oscillation frequency of a voltage control oscillator becomes out of the reference frequency by a certain value. CONSTITUTION:The low pass filter 11, the decider 12 and the differentiator 13 are connected to the frequency comparator 7. The voltage control oscillator (VCO)5 is controlled by the output voltage of the differentiator 13. The decider 12 decides a + shift for the oscillation frequency of the VCO5 when the frequency has a shift toward the pseudo lead-in frequency, and generates the isolated pulse which shifts the oscillation frequency of the VCO5 in a single direction from the differentiator 13. The input signal S goes to the base band process circuit 2 from the phase comparator 1 to be converted into the single-phase signal. This signal is applied to the VCO5 in the form of the phase tuning signal and through the amplifier 3 and the low pass filter 4. The output given from the differentiator 13 is applied to the VCO5 only in case a certain frequency difference exists. Thus the occurrence is prevented for the pseudo lead-in.
JP17037879A 1979-12-28 1979-12-28 Carrier wave regenerating system Pending JPS5694863A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17037879A JPS5694863A (en) 1979-12-28 1979-12-28 Carrier wave regenerating system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17037879A JPS5694863A (en) 1979-12-28 1979-12-28 Carrier wave regenerating system

Publications (1)

Publication Number Publication Date
JPS5694863A true JPS5694863A (en) 1981-07-31

Family

ID=15903818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17037879A Pending JPS5694863A (en) 1979-12-28 1979-12-28 Carrier wave regenerating system

Country Status (1)

Country Link
JP (1) JPS5694863A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62130041A (en) * 1985-11-30 1987-06-12 Nec Home Electronics Ltd Digital demodulation circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62130041A (en) * 1985-11-30 1987-06-12 Nec Home Electronics Ltd Digital demodulation circuit

Similar Documents

Publication Publication Date Title
GB1512254A (en) Stabilized frequency oscillator circuits
EP0378190A3 (en) Digital phase locked loop
WO1980002204A3 (en) Phase locked loop control system
JPS5694863A (en) Carrier wave regenerating system
JPS56137738A (en) Phase-synchronizing circuit
JPS5449054A (en) Frequency synthesizer
DE3061714D1 (en) Circuit for clock recovery in regenerators for digital signals
GB1520290A (en) Phase acquisition
JPS5464956A (en) Pll circuit
JPS56137736A (en) Phase-synchronizing circuit
JPS54106774A (en) Phase synchronization loop
JPS55141833A (en) Phase locked loop circuit
JPS5520061A (en) Fm wave receiver
JPS6424632A (en) Phase locked loop circuit
JPS5396613A (en) Automatic controller for local oscillation frequency
JPS57103419A (en) Notch rejecting filter
SU603093A1 (en) Digital frequency synthesizer
JPS5658386A (en) Beam index type color receiver
JPS6446319A (en) Phase locked loop circuit
JPS6439829A (en) Pll circuit
JPS6432532A (en) Phase locked loop circuit
JPS5513507A (en) Noise attenuation circuit of fm receiver
DE3168960D1 (en) Device for the recovery of a clock signal from a binary signal
JPS57141136A (en) Phase synchronous tracking device
JPS5481707A (en) Synthesizer receiver