JPS56155540A - Mounting structure of semiconductor device - Google Patents
Mounting structure of semiconductor deviceInfo
- Publication number
- JPS56155540A JPS56155540A JP5979480A JP5979480A JPS56155540A JP S56155540 A JPS56155540 A JP S56155540A JP 5979480 A JP5979480 A JP 5979480A JP 5979480 A JP5979480 A JP 5979480A JP S56155540 A JPS56155540 A JP S56155540A
- Authority
- JP
- Japan
- Prior art keywords
- protruding electrode
- center
- tape
- hole
- pouring hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000000034 method Methods 0.000 abstract 2
- 239000012778 molding material Substances 0.000 abstract 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 abstract 1
- 239000011889 copper foil Substances 0.000 abstract 1
- 238000005530 etching Methods 0.000 abstract 1
- 230000005496 eutectics Effects 0.000 abstract 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract 1
- 229910052737 gold Inorganic materials 0.000 abstract 1
- 239000010931 gold Substances 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 238000007747 plating Methods 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/79—Apparatus for Tape Automated Bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To obtain the small-sized and thin-typed semiconductor device by a method wherein a hole which is wider than the protruding electrode at the element mounting section of an elastic tape is provided at the point corresponding to the protruding electrode and also the pouring hole of a molding material is provided at the location corresponding to the center of the element. CONSTITUTION:An inner frame 2d is formed by providing the gap 2e, which is wider than a pilot hole 2a and the protruding electrode 4a of the element 4 at the position where they are facing each other, and the pouring hole 2c of the molding material 6 at the position facing the center of the element 4. Then, a long-sized copper foil is adhered to the center of the tape 2 and the prescribed circuit pattern is formed by performing an etching. The finger 3b of the pattern is formed into bridge type between the tape 2 and the frame 2d. An Sn plating is performed on the finger 3b and it is joined together using a gold and tin eutectic with the protruding electrode 4a, and a circuit substrate 1 and the element 4 are connected. Then, the mold material 6 is poured from the pouring hole 2c. Through this constitution, the device can be miniaturized and thin typed, and the process of manufacture and the number of parts needed can be reduced as well.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5979480A JPS56155540A (en) | 1980-05-06 | 1980-05-06 | Mounting structure of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5979480A JPS56155540A (en) | 1980-05-06 | 1980-05-06 | Mounting structure of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56155540A true JPS56155540A (en) | 1981-12-01 |
Family
ID=13123533
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5979480A Pending JPS56155540A (en) | 1980-05-06 | 1980-05-06 | Mounting structure of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56155540A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5681777A (en) * | 1992-06-04 | 1997-10-28 | Lsi Logic Corporation | Process for manufacturing a multi-layer tab tape semiconductor device |
-
1980
- 1980-05-06 JP JP5979480A patent/JPS56155540A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5681777A (en) * | 1992-06-04 | 1997-10-28 | Lsi Logic Corporation | Process for manufacturing a multi-layer tab tape semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0039160A3 (en) | Methods for bonding conductive bumps to electronic circuitry | |
JPS56155540A (en) | Mounting structure of semiconductor device | |
GB1506830A (en) | Piezoelectric crystal assembly | |
JPS5749252A (en) | Manufacture of semiconductor device | |
JPS5412263A (en) | Semiconductor element and production of the same | |
JPS5718347A (en) | Mounting structure of ic | |
JPS5858439B2 (en) | Lead frame manufacturing method | |
JPS5710951A (en) | Semiconductor device | |
JPS5419658A (en) | Semiconductor device | |
JPS54153573A (en) | Manufacture for compound semiconductor device | |
JPS5322365A (en) | Resin mold type semiconductor device and its production | |
JPS5261480A (en) | Production of lead frame for ic | |
JPS57211762A (en) | Lead frame for semiconductor | |
JPS5669850A (en) | Method for sealing semiconductor device | |
JPS556862A (en) | Mounting structure of ic for electronic timepiece | |
JPS55165646A (en) | Mounting method for ic | |
JPS5735362A (en) | Structure of circuit substrate | |
JPH021864Y2 (en) | ||
JPS5377172A (en) | Production of semiconductor device | |
JPS57190341A (en) | Circuit borad composition | |
JPS57147262A (en) | Manufacture of semiconductor device | |
JPS56137664A (en) | Lead frame and semiconductor device having lead frame | |
JPS5445574A (en) | Connection method of integrated circuit | |
JPS5571045A (en) | Lead frame | |
JPS56160047A (en) | Mounting structure of integrated circuit |