[go: up one dir, main page]

JPS56153423A - Interdevice communication system - Google Patents

Interdevice communication system

Info

Publication number
JPS56153423A
JPS56153423A JP5682680A JP5682680A JPS56153423A JP S56153423 A JPS56153423 A JP S56153423A JP 5682680 A JP5682680 A JP 5682680A JP 5682680 A JP5682680 A JP 5682680A JP S56153423 A JPS56153423 A JP S56153423A
Authority
JP
Japan
Prior art keywords
devices
signal
transferred
control
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5682680A
Other languages
Japanese (ja)
Inventor
Kazuhiko Ninomiya
Teruo Noro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP5682680A priority Critical patent/JPS56153423A/en
Publication of JPS56153423A publication Critical patent/JPS56153423A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To make control information or instruction information transferable between a channel controller and channel devices by reading the values of the address register of the control memory of a subprocessor in a master processor and writing the values of the address register according to the states thereof. CONSTITUTION:A channel controller 3 and plural channel devices 4 are coupled by means of an interface bus 100, and the control information transmitted from the devices 4 to the device 3 and the instruction information transmitted from the device 3 to the devices 4 are transferred by way of the bus 100. As shown by dotted lines, the devices 4 and the device 3 are coupled respectively by means of microcommand control lines, so that the interruption signal 112 is transferred from the devices 4 to the other device and the address transmission instruction signal 105, the interruption reception signal 111, the execution restarting signal 121, and the address set signal 140 are transferred from the device 3 to the other devices via the control line.
JP5682680A 1980-04-28 1980-04-28 Interdevice communication system Pending JPS56153423A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5682680A JPS56153423A (en) 1980-04-28 1980-04-28 Interdevice communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5682680A JPS56153423A (en) 1980-04-28 1980-04-28 Interdevice communication system

Publications (1)

Publication Number Publication Date
JPS56153423A true JPS56153423A (en) 1981-11-27

Family

ID=13038175

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5682680A Pending JPS56153423A (en) 1980-04-28 1980-04-28 Interdevice communication system

Country Status (1)

Country Link
JP (1) JPS56153423A (en)

Similar Documents

Publication Publication Date Title
JPS56153423A (en) Interdevice communication system
JPS56110125A (en) Data processing device
JPS57152066A (en) Opu communication system in multi-opu system
JPS6479850A (en) Effective using method for bus
JPS575142A (en) Data processor with interface function
JPS56111905A (en) Programmable sequence controller
JPS57166759A (en) Controlling method for common input/output bus
JPS5794824A (en) Data processing system having bus converter
JPS5720862A (en) Signal process arithmetic processor
JPS57105019A (en) Data transfer controlling system
JPS5643850A (en) Intermultiplexer communication control system
JPS5654509A (en) Sequence controller
JPS57150017A (en) Direct memory access system
JPS57141735A (en) Interruption controlling system
JPS57174724A (en) Error countermeasure controlling system for transfer data between computer devices
JPS57178533A (en) Data transmission controlling interface with memory
JPS57111725A (en) Data transmission control system
JPS5760435A (en) Data transfer controlling system
JPS5622157A (en) Process system multiplexing system
JPS56137420A (en) Input and output controlling system
JPS57143627A (en) Data processing system
JPS56105504A (en) Control device
JPS56101230A (en) Priority interruption control system for data processor
JPS55153021A (en) Data transfer system of multiprocessor system
JPS57147759A (en) Controlling system of central processor