JPS56110167A - Redisposing method of computer main storage device - Google Patents
Redisposing method of computer main storage deviceInfo
- Publication number
- JPS56110167A JPS56110167A JP1343780A JP1343780A JPS56110167A JP S56110167 A JPS56110167 A JP S56110167A JP 1343780 A JP1343780 A JP 1343780A JP 1343780 A JP1343780 A JP 1343780A JP S56110167 A JPS56110167 A JP S56110167A
- Authority
- JP
- Japan
- Prior art keywords
- bank
- selectors
- selector
- gates
- arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003860 storage Methods 0.000 title abstract 6
- 230000014759 maintenance of location Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To enable easy redisposition, disconnection and changing-over of storages by providing a bank selector and bank arrangement selectors through input-output ports for storage banks or storage increase units and enabling both selectors to be reset. CONSTITUTION:Input-output ports 7 are respectively connected to a CPU1, and a bank selector 8 is connected to one port 7 and bank arrangement selectors 12a, 12b are connected to the other ports 7. The selectors 8 and 12a, 12b are connected to the bank enable gates 13a, 13b of a bank connection switch 10. These gates 13a, 13b are connected respectively to storage banks 2a, 2b through bank enable lines 11, the arrangement of the banks 2a, 2b are set and the bank 2a or 2b to be used is set by the selector 8. The bank 2a or 2b for which the selectors 12a, 12b and the selector 8 coincide through the gates 13a, 13b is made usable, whereby the redisposition, disconnection and changing-over of storages are easily made.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1343780A JPS56110167A (en) | 1980-02-06 | 1980-02-06 | Redisposing method of computer main storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1343780A JPS56110167A (en) | 1980-02-06 | 1980-02-06 | Redisposing method of computer main storage device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56110167A true JPS56110167A (en) | 1981-09-01 |
Family
ID=11833100
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1343780A Pending JPS56110167A (en) | 1980-02-06 | 1980-02-06 | Redisposing method of computer main storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56110167A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58501972A (en) * | 1981-11-17 | 1983-11-17 | ヒュンダイ・エレクトロニクス・インダストリーズ・カンパニー・リミテッド | memory mapping unit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5057342A (en) * | 1973-09-19 | 1975-05-19 |
-
1980
- 1980-02-06 JP JP1343780A patent/JPS56110167A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5057342A (en) * | 1973-09-19 | 1975-05-19 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58501972A (en) * | 1981-11-17 | 1983-11-17 | ヒュンダイ・エレクトロニクス・インダストリーズ・カンパニー・リミテッド | memory mapping unit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES381850A1 (en) | Multiprocessor computer adapted for partitioning into a plurality of independently operating systems | |
ES378489A1 (en) | Time division switching system | |
JPS56110167A (en) | Redisposing method of computer main storage device | |
JPS56130886A (en) | Semiconductor memory device | |
JPS5688559A (en) | Pipeline arithmetic unit | |
JPS56103753A (en) | Data transmission system between electronic computers | |
JPS5714952A (en) | Doubled computer control system | |
JPS56152064A (en) | Data transfer device | |
JPS55115151A (en) | Duplex system | |
GB1350864A (en) | Data processing systems | |
JPS5727363A (en) | Vector data processor | |
JPS6426948A (en) | Access control system | |
JPS56101258A (en) | Memory unit | |
JPS6488676A (en) | Multiprocessor system | |
JPS56168256A (en) | Data processor | |
JPS567129A (en) | Device selection circuit | |
JPS56153575A (en) | Data transfer device | |
JPS57161940A (en) | Central processing device | |
JPS57111729A (en) | Channel switching and branching device | |
ES305137A1 (en) | Data handling system with operating device. (Machine-translation by Google Translate, not legally binding) | |
JPS56118164A (en) | Processor of video information | |
JPS57100679A (en) | Buffer memory device | |
JPS57135491A (en) | Storage device | |
JPS56153469A (en) | Computer coupling system | |
ES354461A1 (en) | Improvements in the construction of vintage storage appliances. (Machine-translation by Google Translate, not legally binding) |