[go: up one dir, main page]

JPS5727363A - Vector data processor - Google Patents

Vector data processor

Info

Publication number
JPS5727363A
JPS5727363A JP10153680A JP10153680A JPS5727363A JP S5727363 A JPS5727363 A JP S5727363A JP 10153680 A JP10153680 A JP 10153680A JP 10153680 A JP10153680 A JP 10153680A JP S5727363 A JPS5727363 A JP S5727363A
Authority
JP
Japan
Prior art keywords
vector
banks
vector data
data processor
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10153680A
Other languages
Japanese (ja)
Other versions
JPS6120906B2 (en
Inventor
Hiroshi Tamura
Masanori Mogi
Tetsuo Okamoto
Satoru Kawai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10153680A priority Critical patent/JPS5727363A/en
Publication of JPS5727363A publication Critical patent/JPS5727363A/en
Publication of JPS6120906B2 publication Critical patent/JPS6120906B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)

Abstract

PURPOSE:To facilitate control by preventing access requests from colliding with each other in a bank while employing multiplebank constitution for vector registers. CONSTITUTION:Vector registers are composed of banks B0-B7. Respective elements #0, #1-#8. of the vector registers VR0, VR1-VR8 are stored in the banks B0, B1-B8. Similarly, elements are assigned to the banks, and readout vector data are synchronized by a buffer register 5, thereby inputting the element #i of the vector register VR0, and the element #i of the vector register VR1 to an operator 9 at the same time.
JP10153680A 1980-07-24 1980-07-24 Vector data processor Granted JPS5727363A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10153680A JPS5727363A (en) 1980-07-24 1980-07-24 Vector data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10153680A JPS5727363A (en) 1980-07-24 1980-07-24 Vector data processor

Publications (2)

Publication Number Publication Date
JPS5727363A true JPS5727363A (en) 1982-02-13
JPS6120906B2 JPS6120906B2 (en) 1986-05-24

Family

ID=14303156

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10153680A Granted JPS5727363A (en) 1980-07-24 1980-07-24 Vector data processor

Country Status (1)

Country Link
JP (1) JPS5727363A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61202281A (en) * 1985-03-05 1986-09-08 Fujitsu Ltd Pipeline control system
US5142638A (en) * 1989-02-07 1992-08-25 Cray Research, Inc. Apparatus for sharing memory in a multiprocessor system
US5206952A (en) * 1990-09-12 1993-04-27 Cray Research, Inc. Fault tolerant networking architecture

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019176972A (en) 2018-03-30 2019-10-17 美津濃株式会社 Iron golf club head

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61202281A (en) * 1985-03-05 1986-09-08 Fujitsu Ltd Pipeline control system
US5142638A (en) * 1989-02-07 1992-08-25 Cray Research, Inc. Apparatus for sharing memory in a multiprocessor system
US5206952A (en) * 1990-09-12 1993-04-27 Cray Research, Inc. Fault tolerant networking architecture

Also Published As

Publication number Publication date
JPS6120906B2 (en) 1986-05-24

Similar Documents

Publication Publication Date Title
SE7704963L (en) KEY REGISTER-CONTROLLED ACCESS SYSTEM
JPS5220735A (en) Microprogram controlled computer system
JPS5727363A (en) Vector data processor
JPS5757370A (en) Access control system
JPS5688559A (en) Pipeline arithmetic unit
JPS5466727A (en) Access control system for buffer memory
JPS54108539A (en) Virtual memory control system of information processor
JPS556669A (en) Buffer memory unit
JPS5688561A (en) Vector arithmetic processor
JPS5779555A (en) Advanced control system for instruction
JPS5339032A (en) Branch control system
JPS57105078A (en) Vector processor
JPS5730078A (en) Vector data processor
JPS5688563A (en) Vector register control system
JPS6459537A (en) System for controlling cache memory of data processor
JPS563486A (en) Magnetic bubble memory control system
JPS5775026A (en) High-speed pattern generator
JPS5759220A (en) Data transfer system
JPS56124954A (en) Advance control type information processing equipment
JPS57111871A (en) Buffer storage control system
JPS56124953A (en) Instruction fetch system
JPS56155465A (en) Storage device distributed type multiprocessor system
JPS51150243A (en) Replacement control system for buffer register
JPS57199060A (en) Address controlling device
JPS56137446A (en) Information processor