JPS56103747A - Information processing system - Google Patents
Information processing systemInfo
- Publication number
- JPS56103747A JPS56103747A JP599480A JP599480A JPS56103747A JP S56103747 A JPS56103747 A JP S56103747A JP 599480 A JP599480 A JP 599480A JP 599480 A JP599480 A JP 599480A JP S56103747 A JPS56103747 A JP S56103747A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- processor
- scanner
- scn
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010365 information processing Effects 0.000 title 1
- 238000013500 data storage Methods 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Memory System (AREA)
- Exchange Systems With Centralized Control (AREA)
- Communication Control (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
PURPOSE:To increase the processing ability of line concentrator for telephone exchanger, by directly enabling to access for the processor without registers, through the exclusive use of a part of memory area possible for access for the processor to the scanner (SCN) data storage memory. CONSTITUTION:One of data write-in and data readout to an SCN data storage memory 11 is made with a hardware logic, and one of others is made with software control in a control device, then an address bus 20 is directly connected to a selector 17 and the memory 11 is connected to a data bus 19. Further, the exclusive part of area of the memory 11 is accessed with the processor, and the data from the memory 11 is output to the data bus 19. Thus, the processing ability of interface among the signal distributor, scanner and processor, in a line concentrator for telephone exchanger is increased and the amount of hardware can be reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP599480A JPS56103747A (en) | 1980-01-22 | 1980-01-22 | Information processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP599480A JPS56103747A (en) | 1980-01-22 | 1980-01-22 | Information processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56103747A true JPS56103747A (en) | 1981-08-19 |
Family
ID=11626332
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP599480A Pending JPS56103747A (en) | 1980-01-22 | 1980-01-22 | Information processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56103747A (en) |
-
1980
- 1980-01-22 JP JP599480A patent/JPS56103747A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57105879A (en) | Control system for storage device | |
GB1477236A (en) | Computer memory read delay | |
JPS56103747A (en) | Information processing system | |
JPS55108027A (en) | Processor system | |
KR940004260Y1 (en) | Main memory and cache memory circuit | |
JPS56157520A (en) | Dma system without cycle steal | |
JPS6478362A (en) | One connection preparation of several data processors for central clock control multi-line system | |
JPS55154623A (en) | Input and output control system | |
JPS57105877A (en) | Stack memory device | |
JPS56153437A (en) | Storage device of received data for coupling of electronic computer | |
JPS5563453A (en) | Memory system | |
JPS56118165A (en) | Processor of video information | |
JPS5533282A (en) | Buffer control system | |
JPS5733472A (en) | Memory access control system | |
JPS57152038A (en) | Arithmetic processing device | |
JPS57187730A (en) | Direct memory access system | |
JPS56118164A (en) | Processor of video information | |
JPS57150043A (en) | Information processor | |
JPS57176464A (en) | Data transfer system | |
JPS5750378A (en) | Control system of data processor | |
JPS5532159A (en) | Memory system | |
JPS56168256A (en) | Data processor | |
JPS57189386A (en) | Information processor | |
JPS57207942A (en) | Unpacking circuit | |
JPS57147183A (en) | Shift register |