[go: up one dir, main page]

JPS5563837A - Preparation of semiconductor device - Google Patents

Preparation of semiconductor device

Info

Publication number
JPS5563837A
JPS5563837A JP13704078A JP13704078A JPS5563837A JP S5563837 A JPS5563837 A JP S5563837A JP 13704078 A JP13704078 A JP 13704078A JP 13704078 A JP13704078 A JP 13704078A JP S5563837 A JPS5563837 A JP S5563837A
Authority
JP
Japan
Prior art keywords
type
region
introducing
depth
electrical characteristics
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13704078A
Other languages
Japanese (ja)
Inventor
Norio Ono
Saburo Osaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP13704078A priority Critical patent/JPS5563837A/en
Publication of JPS5563837A publication Critical patent/JPS5563837A/en
Pending legal-status Critical Current

Links

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)

Abstract

PURPOSE: To provide a plurality of elements of different electrical characteristics within the same substrate through the same process, without resort to additional process, by eliminating part of a mask used for introducing a first conductive type impurity, and by introducing a second conductive type impurity.
CONSTITUTION: The device is prepared by forming a n+-type embedded layer on a p-type substrate 21, n-type epitaxial layer 24, p-type separation region 25, and then Si oxide film on the entire surface thereof, and thereafter etching it so that oxide films 26b, 26c of different width are partly left in the portion located within the base region to form p+ diffusion layers 27a and 27b. The width to be left behind should be more than two times the depth of p+ diffusion layer. Then, an oxide film 28 is formed and a collector-emitter region is etched. At this juncture, at least part of the oxide films 26b, 26c is removed, and then n-type impurities are introduced to form an emitter which is shallow in depth and low in concentration as compared with other p+-type region. Like these, the plurality of elements having different electrical characteristics can be formed on the same substrate through one process that forms electrodes 32, 33 and 34.
COPYRIGHT: (C)1980,JPO&Japio
JP13704078A 1978-11-06 1978-11-06 Preparation of semiconductor device Pending JPS5563837A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13704078A JPS5563837A (en) 1978-11-06 1978-11-06 Preparation of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13704078A JPS5563837A (en) 1978-11-06 1978-11-06 Preparation of semiconductor device

Publications (1)

Publication Number Publication Date
JPS5563837A true JPS5563837A (en) 1980-05-14

Family

ID=15189447

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13704078A Pending JPS5563837A (en) 1978-11-06 1978-11-06 Preparation of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5563837A (en)

Similar Documents

Publication Publication Date Title
JPS567463A (en) Semiconductor device and its manufacture
JPS5691478A (en) Manufacture of punch-through type diode
JPS5586151A (en) Manufacture of semiconductor integrated circuit
JPS55125643A (en) Production of semiconductor device
US3575742A (en) Method of making a semiconductor device
JPS5473585A (en) Gate turn-off thyristor
JPS5563837A (en) Preparation of semiconductor device
JPS5588378A (en) Semiconductor device
JPS55108767A (en) Semiconductor device and manufacture of the same
JPS5578568A (en) Manufacture of semiconductor device
JPS55107261A (en) Semiconductor integrated circuit device
JPS54121071A (en) Insulator gate type field effect semiconductor device
JPS5586152A (en) Manufacture of semiconductor device
JPS54158889A (en) Manufacture of semiconductor device
JPS5568650A (en) Manufacturing method of semiconductor device
JPS5516412A (en) Semiconductor device
JPS57136359A (en) Manufacture of semiconductor integrated circuit
JPS5563879A (en) Semiconductor device
JPS564277A (en) Manufacture of semiconductor device
JPS5559765A (en) Semiconductor integrated circuit device
JPS54142982A (en) Field effect semiconductor device of junction type and its manufacture
JPS5637622A (en) Manufacture of semiconductor device
JPS57143841A (en) Insulation separating composition
JPS5472985A (en) Manufacture of integrated-circuit device
JPS5559737A (en) Preparation of semiconductor device