[go: up one dir, main page]

JPS54122060A - Inter-processor information transfer system - Google Patents

Inter-processor information transfer system

Info

Publication number
JPS54122060A
JPS54122060A JP3017078A JP3017078A JPS54122060A JP S54122060 A JPS54122060 A JP S54122060A JP 3017078 A JP3017078 A JP 3017078A JP 3017078 A JP3017078 A JP 3017078A JP S54122060 A JPS54122060 A JP S54122060A
Authority
JP
Japan
Prior art keywords
processor
control circuit
information
address
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3017078A
Other languages
Japanese (ja)
Inventor
Kazunori Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3017078A priority Critical patent/JPS54122060A/en
Priority to US05/917,342 priority patent/US4210782A/en
Publication of JPS54122060A publication Critical patent/JPS54122060A/en
Pending legal-status Critical Current

Links

Landscapes

  • Exchange Systems With Centralized Control (AREA)
  • Multi Processors (AREA)

Abstract

PURPOSE: To obtain an inter-processor information transfer system which makes it possible to reduce the memory capacity, by simplifying the constitution of a program to be executed by processors among which the information transfer is required.
CONSTITUTION: To transfer information from processor 11 to processor 12, processor 11 sends address information, in a transfer information memory area provided to the specific address of temporarily-memory control circuit 31, to control circuit 31 via address bus 41 and data to be written are sent to control circuit 31 via data bus 51 in the same way. The data written in the specific address of control circuit 31 are read out and then stored in the transfer information memory area of temporarily-memory control circuit 32 via inter-processor information transfer bus 6. The address information stored in the specific address of control circuit 32 is sent out to the processor via address bus 42, and the data stored in this specific address are also transmitted to processor 12 via data bus 52.
COPYRIGHT: (C)1979,JPO&Japio
JP3017078A 1977-06-23 1978-03-15 Inter-processor information transfer system Pending JPS54122060A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP3017078A JPS54122060A (en) 1978-03-15 1978-03-15 Inter-processor information transfer system
US05/917,342 US4210782A (en) 1977-06-23 1978-06-20 Distributed control type telephone switching system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3017078A JPS54122060A (en) 1978-03-15 1978-03-15 Inter-processor information transfer system

Publications (1)

Publication Number Publication Date
JPS54122060A true JPS54122060A (en) 1979-09-21

Family

ID=12296270

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3017078A Pending JPS54122060A (en) 1977-06-23 1978-03-15 Inter-processor information transfer system

Country Status (1)

Country Link
JP (1) JPS54122060A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61856A (en) * 1984-03-10 1986-01-06 ゴールド・インコーポレーテッド Real time data processor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5017741A (en) * 1973-06-18 1975-02-25
JPS5215242A (en) * 1975-07-28 1977-02-04 Nec Corp Mutual communication system among processors

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5017741A (en) * 1973-06-18 1975-02-25
JPS5215242A (en) * 1975-07-28 1977-02-04 Nec Corp Mutual communication system among processors

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61856A (en) * 1984-03-10 1986-01-06 ゴールド・インコーポレーテッド Real time data processor
JPH0570182B2 (en) * 1984-03-10 1993-10-04 Gould Inc

Similar Documents

Publication Publication Date Title
JPS5580164A (en) Main memory constitution control system
JPS57105879A (en) Control system for storage device
JPS57185545A (en) Information processor
JPS5436138A (en) Direct memory access system
JPS54122059A (en) Inter-processor information transfer system
JPS54146555A (en) Data transfer system between processors
JPS54122060A (en) Inter-processor information transfer system
JPS5326632A (en) Common memory control unit
JPS5523504A (en) Message communication system in multi-processor
JPS5563453A (en) Memory system
JPS5424553A (en) Control system for data transfer
JPS5617441A (en) Program interruption system
JPS55154623A (en) Input and output control system
JPS5638631A (en) Data transfer apparatus
JPS5510673A (en) Microprogram control data processor
JPS5636743A (en) Microprogram controller
JPS5578365A (en) Memory control unit
JPS5659339A (en) Input/output control unit
JPS54151331A (en) Data processor
JPS54104247A (en) Information processing system
JPS5696336A (en) Processing system for multilayer level microprogram
JPS5350628A (en) Information processing system
JPS5489173A (en) Sequence controller
JPS54124644A (en) Data transfer system
JPS5510660A (en) Data processor