[go: up one dir, main page]

JPH0521325A - Formation of resist pattern - Google Patents

Formation of resist pattern

Info

Publication number
JPH0521325A
JPH0521325A JP3172519A JP17251991A JPH0521325A JP H0521325 A JPH0521325 A JP H0521325A JP 3172519 A JP3172519 A JP 3172519A JP 17251991 A JP17251991 A JP 17251991A JP H0521325 A JPH0521325 A JP H0521325A
Authority
JP
Japan
Prior art keywords
exposure
electron beam
sensitive resist
charged particle
resist film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3172519A
Other languages
Japanese (ja)
Inventor
Toshihiko Sakashita
俊彦 阪下
Masaru Sasako
勝 笹子
Takahiro Matsuo
隆弘 松尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP3172519A priority Critical patent/JPH0521325A/en
Publication of JPH0521325A publication Critical patent/JPH0521325A/en
Pending legal-status Critical Current

Links

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Drying Of Semiconductors (AREA)
  • Electron Beam Exposure (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

PURPOSE:To simplify an etching process and to enable wiring formation of a contact hole at a low cost by carrying out exposure twice at an exposure amount whose sensitivity is lower than that of a charged particle beam sensitive resist and at a variable formation charged particle beam of large beam edge slope. CONSTITUTION:A positive type electron beam sensitive resist film 3 is applied onto an insulating film 2. The first exposure is carried out by using a first variable formation electron beam of large beam edge slope and an exposure part 8 is formed. An exposure amount in the process is half the sensitivity of the electron beam sensitive resist film 3. Then, the second exposure is carried out by using a second variable formation electron beam of large beam edge slope and an exposure part 9 is formed. An exposure amount in the process is half the sensitivity of the electron beam sensitive resist film 3. The electron beam sensitive resist film 3 is developed, an opening part 10 is formed, a tapered contact hole 7 is formed by etching and good coverage of a wiring material is realized.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、レジストパターンの形
成方法に関し、特にコンタクトホールのエッチングマス
クとして用いられるレジストパターンの形成方法に関す
るものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for forming a resist pattern, and more particularly to a method for forming a resist pattern used as an etching mask for contact holes.

【0002】[0002]

【従来の技術】従来の半導体装置のコンタクトホール形
成方法としては、図11〜図14の工程断面図で示すよ
うな方法が採用されている。すなわち、この従来方法で
は、まず、図11で示すように、半導体基板1を覆う絶
縁膜2の表面上に形成された荷電粒子ビーム感応レジス
ト膜3をパターンニングし、コンタクトホール用パター
ン4を形成する。そして、このコンタクトホール用パタ
ーン4を介して等方性ウエットエッチングを行い絶縁膜
2の上部をサイドエッチングすることにより、図12で
示すような、凹部5を形成する。
2. Description of the Related Art As a conventional method for forming a contact hole in a semiconductor device, a method as shown in process sectional views of FIGS. That is, in this conventional method, first, as shown in FIG. 11, the charged particle beam sensitive resist film 3 formed on the surface of the insulating film 2 covering the semiconductor substrate 1 is patterned to form a contact hole pattern 4. To do. Then, isotropic wet etching is performed through the contact hole pattern 4 to side-etch the upper portion of the insulating film 2 to form a recess 5 as shown in FIG.

【0003】つぎに、コンタクトホール用パターン4を
介して異方性ドライエッチングを行うことにより凹部5
の下側の絶縁膜2に、図13で示すようなコンタクトホ
ール用パターン4とほぼ同じ幅の凹部6を形成する。
Then, anisotropic dry etching is performed through the contact hole pattern 4 to form the recesses 5.
In the lower insulating film 2, a recess 6 having a width substantially the same as that of the contact hole pattern 4 as shown in FIG. 13 is formed.

【0004】そののち、荷電粒子ビーム感応レジスト膜
3を除去すれば、図14で示すようなテーパ状のコンタ
クトホール7を形成することができる。このテーパ状の
コンタクトホール7を用いれば、この上に形成する配線
材料のカバレッジを良好にし、下地との導通を十分に確
保できるようにしたものである。
After that, if the charged particle beam sensitive resist film 3 is removed, a tapered contact hole 7 as shown in FIG. 14 can be formed. The use of the tapered contact hole 7 improves the coverage of the wiring material formed on the contact hole 7 and ensures sufficient electrical continuity with the base.

【0005】[0005]

【発明が解決しようとする課題】しかしながら,上記し
たような従来例においては、等方性ウエットエッチング
を行った後に異方性ドライエッチングを行なわなければ
ならず、プロセスが複雑になるという問題点を有してい
る。
However, in the conventional example as described above, anisotropic dry etching must be performed after isotropic wet etching, and the process becomes complicated. Have

【0006】本発明はかかる点に鑑み、エッチング工程
を簡略化し、しかも、低コストでのコンタクトホールの
配線形成を可能にするレジストパターンの形成方法を提
供することを目的とする。
In view of the above points, the present invention has an object to provide a method for forming a resist pattern which simplifies the etching process and enables formation of contact hole wiring at low cost.

【0007】[0007]

【課題を解決するための手段】上記問題点を解決するた
めに本発明のレジストパターンの形成方法は、荷電粒子
ビーム感応レジストの感度よりは低い露光量で、かつビ
ームエッジスロープの大きい可変成形荷電粒子ビームで
第1の露光を行い、次に前記第1のパターンよりは幅が
狭くて前記第1の露光量との和が前記荷電粒子ビーム感
応レジストの感度と等しくなる露光量で、かつビームエ
ッジスロープの大きい可変成形荷電粒子ビームで第2の
露光をするという構成を備えたものである。
In order to solve the above problems, a method of forming a resist pattern according to the present invention is a variable shaped charging with an exposure amount lower than the sensitivity of a charged particle beam sensitive resist and a large beam edge slope. The first exposure is performed with a particle beam, and then the exposure is such that the width is narrower than the first pattern and the sum of the first exposure and the first exposure is equal to the sensitivity of the charged particle beam sensitive resist. The second exposure is performed with a variable shaped charged particle beam having a large edge slope.

【0008】[0008]

【作用】本発明は上記した構成により、荷電粒子ビーム
感応レジスト膜の露光部の中央領域では、露光量がレジ
ストの感度に達しているため、現像すれば荷電粒子ビー
ム感応レジスト膜の底部に至るまで開口が形成される。
一方、荷電粒子ビーム感応レジスト膜の露光部の周辺部
では、露光量がレジストの感度に達していないため、現
像すれば荷電粒子ビーム感応レジスト膜の表面付近のみ
が開口される。また、可変成形荷電粒子ビームのエッジ
スロープが大きいため、現像後の荷電粒子ビーム感応レ
ジスト膜の断面形状は、テーパ状となる。このような荷
電粒子ビーム感応レジスト膜をマスクとして、下地絶縁
膜をドライエッチすれば、2段構成のテーパ形状を有す
るコンタクトホールが形成でき、配線材料のカバレッジ
が良好となる。また、エッチング工程は、1工程となっ
て、簡略化することができる。
According to the present invention, since the exposure amount reaches the sensitivity of the resist in the central region of the exposed portion of the charged particle beam sensitive resist film by the above-mentioned constitution, the development reaches the bottom portion of the charged particle beam sensitive resist film. An opening is formed up to.
On the other hand, in the peripheral portion of the exposed portion of the charged particle beam sensitive resist film, since the exposure amount does not reach the sensitivity of the resist, only the surface near the surface of the charged particle beam sensitive resist film is opened by developing. Further, since the edge slope of the variable shaped charged particle beam is large, the sectional shape of the charged particle beam sensitive resist film after development is tapered. When the underlying insulating film is dry-etched using such a charged particle beam sensitive resist film as a mask, a contact hole having a tapered shape with a two-step structure can be formed, and the coverage of the wiring material becomes good. Further, the etching process can be simplified because it is one process.

【0009】[0009]

【実施例】以下に、本発明の実施例におけるレジストパ
ターンの形成方法を図面を用いて詳細に説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for forming a resist pattern in an embodiment of the present invention will be described in detail below with reference to the drawings.

【0010】図1〜図8は本発明の実施例におけるレジ
ストパターンの形成方法の工程断面図を示すものであ
る。図1において、1は半導体基板としてシリコン基
板、2は絶縁膜としての1.0μm厚のSiO2膜2で
ある。
1 to 8 are sectional views showing steps of a method of forming a resist pattern according to an embodiment of the present invention. In FIG. 1, 1 is a silicon substrate as a semiconductor substrate and 2 is a 1.0 μm thick SiO 2 film 2 as an insulating film.

【0011】本実施例においては、先ず、図1aに示す
ように、SiO2膜2の上にポジ型の電子ビーム感応レ
ジスト膜3を1.2μm厚塗布する。
In this embodiment, first, as shown in FIG. 1A, a positive type electron beam sensitive resist film 3 having a thickness of 1.2 μm is applied on the SiO 2 film 2.

【0012】次に、図10の電子ビーム強度プロファイ
ルに示すような、第1のビームエッジスロープの大きい
可変成形電子ビームを用いて第1の露光を行い、図2に
示すような第1の露光部8を電子ビーム感応レジスト膜
3に形成する。かかる第1の露光における露光量は、電
子ビーム感応レジスト膜3の感度の半分である。
Next, as shown in the electron beam intensity profile of FIG. 10, the first exposure is performed using the variable shaped electron beam having the first large beam edge slope, and the first exposure as shown in FIG. The portion 8 is formed in the electron beam sensitive resist film 3. The exposure amount in the first exposure is half the sensitivity of the electron beam sensitive resist film 3.

【0013】次いで、図10の電子ビーム強度プロファ
イルに示すような、第2のビームエッジスロープの大き
い可変成形電子ビームを用いて第2の露光を行い、図3
に示すように、第1の露光部8よりは幅の狭い第2の露
光部9を電子ビーム感応レジスト膜3に形成する。かか
る第2の露光における露光量は、第1の露光をするとき
の露光量との和が、電子ビーム感応レジスト膜3の感度
になるようにする。すなわち、本実施例では、電子ビー
ム感応レジスト膜3の感度の半分とする。
Next, as shown in the electron beam intensity profile of FIG. 10, the second exposure is performed using the variable shaped electron beam having the second large beam edge slope, and FIG.
As shown in FIG. 3, a second exposed portion 9 having a width narrower than that of the first exposed portion 8 is formed on the electron beam sensitive resist film 3. The sum of the exposure amount in the second exposure and the exposure amount in the first exposure is the sensitivity of the electron beam sensitive resist film 3. That is, in this embodiment, the sensitivity is half the sensitivity of the electron beam sensitive resist film 3.

【0014】次いで、電子ビーム感応レジスト膜3を現
像して図4に示すような開口部10を形成する。このと
き、ビームエッジスロープの大きい可変成形電子ビーム
を用いて第1および第2の露光を行っているため、テー
パを有する電子ビーム感応レジスト膜3の断面形状が得
られる。
Next, the electron beam sensitive resist film 3 is developed to form an opening 10 as shown in FIG. At this time, since the first and second exposures are performed using the variable shaped electron beam having a large beam edge slope, a tapered cross-sectional shape of the electron beam sensitive resist film 3 is obtained.

【0015】このよにして形成されたレジストパターン
をマスクとして、ドライエッチングを行うと、電子ビー
ム感応レジスト膜3もエッチングされながら図5から図
6をへて、図7に示すようなテーパ形状のコンタクトホ
ール7がSiO2膜2に形成される。
When dry etching is performed using the resist pattern thus formed as a mask, the electron beam sensitive resist film 3 is also etched, and the tapered shape as shown in FIG. 7 is obtained as shown in FIGS. The contact hole 7 is formed in the SiO 2 film 2.

【0016】次に、電子ビーム感応レジスト膜3を除去
した後、配線材料としてアルミニウム11を堆積しパタ
ーンニングすることにより、図8に示すごとくコンタク
トホール7およびSiO2膜2上に配線を形成すること
ができる。
Next, after removing the electron beam sensitive resist film 3, aluminum 11 is deposited and patterned as a wiring material to form wiring on the contact hole 7 and the SiO 2 film 2 as shown in FIG. be able to.

【0017】なお、本実施例において、電子ビーム露光
を用いて説明したが、イオンビーム露光などの荷電粒子
ビーム露光を用いてもよい。
In this embodiment, the electron beam exposure is used for description, but charged particle beam exposure such as ion beam exposure may be used.

【0018】[0018]

【発明の効果】以上のように本発明は、荷電粒子ビーム
感応レジストの感度よりは低い露光量で、かつビームエ
ッジスロープの大きい第1の可変成形荷電粒子ビームで
露光を行い、次に前記第1のパターンよりは幅が狭くて
前記1の露光量との和が前記荷電粒子ビーム感応レジス
トの感度と等しくなる露光量で、かつビームエッジスロ
ープの大きい第2の可変成形荷電粒子ビームで露光する
ことにより、2段構成のテーパ形状を有するコンタクト
ホール用レジストパターンを形成することができる。さ
らにこのレジストパターンをマスクに絶縁膜をドライエ
ッチングすれば、2段構成のテーパ形状を有するコンタ
クトホールが形成でき、配線材料のカバレッジが良好と
なり、エッチング工程は、1工程となって、簡略化する
ことができる。
As described above, according to the present invention, the exposure is performed with the first variable shaped charged particle beam having the exposure amount lower than the sensitivity of the charged particle beam sensitive resist and the large beam edge slope, and then the first variable shaped charged particle beam is used. The second variable shaped charged particle beam is narrower than the pattern No. 1 and has an exposure amount whose sum with the first exposure amount is equal to the sensitivity of the charged particle beam sensitive resist and has a large beam edge slope. As a result, a contact hole resist pattern having a two-step tapered shape can be formed. Further, if the insulating film is dry-etched using this resist pattern as a mask, a contact hole having a tapered shape with a two-step structure can be formed, the coverage of the wiring material is improved, and the etching step is simplified to one step. be able to.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 1 is a process sectional view of a method for forming a resist pattern according to an embodiment of the present invention.

【図2】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 2 is a process sectional view of a method for forming a resist pattern according to an embodiment of the present invention.

【図3】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 3 is a process sectional view of a method for forming a resist pattern in an example of the present invention.

【図4】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 4 is a process sectional view of a method for forming a resist pattern in an example of the present invention.

【図5】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 5 is a process sectional view of a method for forming a resist pattern in an example of the present invention.

【図6】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 6 is a process cross-sectional view of a method for forming a resist pattern in an example of the present invention.

【図7】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 7 is a process cross-sectional view of a method for forming a resist pattern according to an example of the present invention.

【図8】本発明の実施例におけるレジストパターンの形
成方法の工程断面図
FIG. 8 is a process sectional view of a method for forming a resist pattern in an example of the present invention.

【図9】従来例における電子ビーム強度プロファイルを
示す図
FIG. 9 is a diagram showing an electron beam intensity profile in a conventional example.

【図10】本発明の電子例における電子ビーム強度プロ
ファイルを示す図
FIG. 10 is a diagram showing an electron beam intensity profile in an electronic example of the present invention.

【図11】従来例を示す工程断面図FIG. 11 is a process sectional view showing a conventional example.

【図12】従来例を示す工程断面図FIG. 12 is a process sectional view showing a conventional example.

【図13】従来例を示す工程断面図FIG. 13 is a process sectional view showing a conventional example.

【図14】従来例を示す工程断面図FIG. 14 is a process sectional view showing a conventional example.

【符号の説明】[Explanation of symbols]

1 半導体基板としてシリコン基板 2 絶縁膜としてのSiO2膜 3 電子ビーム感応レジスト膜 7 コンタクトホール 1 Silicon substrate as a semiconductor substrate 2 SiO2 film as insulating film 3 Electron beam sensitive resist film 7 contact holes

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】可変成形荷電粒子ビームを用い、半導体基
板上に荷電粒子ビーム感応レジストを塗布し、前記荷電
粒子ビーム感応レジストの感度よりは低い露光量で第1
のパターンの露光を行い、次に前記第1のパターンより
は、幅の狭い第2のパターンで前記第1のショットとの
露光量の和が前記荷電粒子ビーム感応レジストの感度と
等しくなる露光量で露光することを特徴とするレジスト
パターンの形成方法。
1. A variable shaped charged particle beam is used to apply a charged particle beam sensitive resist on a semiconductor substrate, and a first exposure is performed with an exposure amount lower than the sensitivity of the charged particle beam sensitive resist.
Exposure of the second pattern having a width smaller than that of the first pattern, and the sum of the exposure amounts of the second shot and the first shot is equal to the sensitivity of the charged particle beam sensitive resist. A method for forming a resist pattern, which comprises exposing with a light.
【請求項2】前記第1および第2のパターンの露光を行
うに際し、前記第1および第2のパターンを構成するシ
ョットのビームエッジスロープを大きくして露光するこ
とを特徴とする請求項1記載のレジストパターンの形成
方法。
2. When exposing the first and second patterns, the shots forming the first and second patterns are exposed by increasing the beam edge slope of the shots. Method of forming resist pattern of.
JP3172519A 1991-07-12 1991-07-12 Formation of resist pattern Pending JPH0521325A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3172519A JPH0521325A (en) 1991-07-12 1991-07-12 Formation of resist pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3172519A JPH0521325A (en) 1991-07-12 1991-07-12 Formation of resist pattern

Publications (1)

Publication Number Publication Date
JPH0521325A true JPH0521325A (en) 1993-01-29

Family

ID=15943458

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3172519A Pending JPH0521325A (en) 1991-07-12 1991-07-12 Formation of resist pattern

Country Status (1)

Country Link
JP (1) JPH0521325A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100612014B1 (en) * 2004-06-29 2006-08-11 삼성전자주식회사 Optical pickup and lens assembly device and method
JP2013041903A (en) * 2011-08-12 2013-02-28 Jeol Ltd Method and apparatus of charged particle beam lithography

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100612014B1 (en) * 2004-06-29 2006-08-11 삼성전자주식회사 Optical pickup and lens assembly device and method
JP2013041903A (en) * 2011-08-12 2013-02-28 Jeol Ltd Method and apparatus of charged particle beam lithography

Similar Documents

Publication Publication Date Title
US4687730A (en) Lift-off technique for producing metal pattern using single photoresist processing and oblique angle metal deposition
US5064748A (en) Method for anisotropically hardening a protective coating for integrated circuit manufacture
JPH0521325A (en) Formation of resist pattern
JPH0774087A (en) Mlr pattern formation
EP0104235A4 (en) Electron beam-optical hybrid lithographic resist process.
KR970010669B1 (en) Measurment method of contact hole of a semiconductor
JPS6056286B2 (en) Method for forming electrode windows in semiconductor devices
KR960014056B1 (en) Pattern forming method of potosensitive film
JPH0269934A (en) Manufacture of semiconductor device
JPS62241338A (en) Pattern formation
KR0156106B1 (en) Pattern Forming Method in Metallization Process
JP2002025935A (en) Conductor member forming method, pattern forming method
KR100396689B1 (en) Method for manufacturing gate of semiconductor device
JPS5925370B2 (en) Manufacturing method of semiconductor device
KR0144229B1 (en) Method of forming fine contact of semiconductor device
JP2903594B2 (en) Method for manufacturing semiconductor device
JPH05136130A (en) Method for manufacturing semiconductor device
JPH05218212A (en) Manufacture of semiconductor device
KR19980025503A (en) Cell aperture manufacturing method and fine pattern forming method of semiconductor device
KR100256814B1 (en) Method of forming fine pattern of semiconductor device
KR960008561B1 (en) Wire layer step coverage improvement method
JPH05241350A (en) Resist pattern formation method
KR19980055909A (en) Contact hole formation method of semiconductor device
JPH0350719A (en) Formation of fine pattern
KR950021063A (en) Step coverage improvement method of semiconductor device