JPH0431372B2 - - Google Patents
Info
- Publication number
- JPH0431372B2 JPH0431372B2 JP8365185A JP8365185A JPH0431372B2 JP H0431372 B2 JPH0431372 B2 JP H0431372B2 JP 8365185 A JP8365185 A JP 8365185A JP 8365185 A JP8365185 A JP 8365185A JP H0431372 B2 JPH0431372 B2 JP H0431372B2
- Authority
- JP
- Japan
- Prior art keywords
- liquid crystal
- polarity
- voltage
- time
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004973 liquid crystal related substance Substances 0.000 claims description 49
- 239000000758 substrate Substances 0.000 claims description 23
- 150000001875 compounds Chemical class 0.000 claims description 12
- 239000010408 film Substances 0.000 description 15
- 239000004990 Smectic liquid crystal Substances 0.000 description 10
- 230000005684 electric field Effects 0.000 description 9
- 230000008859 change Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 239000004642 Polyimide Substances 0.000 description 4
- 210000004027 cell Anatomy 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 230000004044 response Effects 0.000 description 4
- 239000004372 Polyvinyl alcohol Substances 0.000 description 3
- 238000012423 maintenance Methods 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 229920002451 polyvinyl alcohol Polymers 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000005262 ferroelectric liquid crystals (FLCs) Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 125000002924 primary amino group Chemical group [H]N([H])* 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 125000004493 2-methylbut-1-yl group Chemical group CC(C*)CC 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N Phenol Chemical compound OC1=CC=CC=C1 ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- CZPWVGJYEJSRLH-UHFFFAOYSA-N Pyrimidine Chemical compound C1=CN=CN=C1 CZPWVGJYEJSRLH-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- XSQUKJJJFZCRTK-UHFFFAOYSA-N Urea Chemical compound NC(N)=O XSQUKJJJFZCRTK-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000004202 carbamide Substances 0.000 description 1
- 229940126214 compound 3 Drugs 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 210000002858 crystal cell Anatomy 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000005294 ferromagnetic effect Effects 0.000 description 1
- -1 fluororesin Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000004814 polyurethane Substances 0.000 description 1
- 229920002635 polyurethane Polymers 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3622—Control of matrices with row and column drivers using a passive matrix
- G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/061—Details of flat display driving waveforms for resetting or blanking
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2014—Display of intermediate tones by modulation of the duration of a single pulse during which the logic level remains constant
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal (AREA)
- Liquid Crystal Display Device Control (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Description
【発明の詳細な説明】
(技術分野)
本発明は、カイラルスメクテイツク液晶装置、
より詳細にはスメクテイツク液晶パネルの駆動回
路に関する。Detailed Description of the Invention (Technical Field) The present invention relates to a chiral smect liquid crystal device,
More specifically, the present invention relates to a drive circuit for a smectic liquid crystal panel.
(従来技術)
近年、カイラルスメクテイツクC相を使用した
液晶装置は、高速応答性と記憶保持性を持つデイ
スプレイ装置や、カメラ用、プリンタ用の光シヤ
ツタとして注目されている。(Prior Art) In recent years, liquid crystal devices using chiral smectate C phase have attracted attention as display devices with high-speed response and memory retention, and optical shutters for cameras and printers.
このカイラルスメクテイツクC相を持つ強誘電
性液晶化合物としては、例えば、2−メチブチル
P−[(P−n−デシロキシベンジリデン)アミ
ノ]が広く知られており、その液晶分子は、第8
図に示したように一定の方位角ψを持つて層L1,
L2,L3,L4毎に捩れた螺旋構造を採つて配列し
ている。 As a ferroelectric liquid crystal compound having this chiral smectate C phase, for example, 2-methybutyl P-[(P-n-decyloxybenzylidene)amino] is widely known, and its liquid crystal molecules are
As shown in the figure, the layer L 1 with a constant azimuth angle ψ,
A twisted spiral structure is adopted and arranged for each of L 2 , L 3 , and L 4 .
ところで、このカイラルスメクテイツクC相を
持つ液晶化合物をその螺旋周期(通常数μm)よ
りも小さい間隙(例えば1μm程度)を持つ2枚の
基板B,Bの間に注入して液晶セルを構成すると
(第9図イ)、液晶分子は、螺旋構造を消失して分
子軸を基板B、Bに平行にして層の法線方向から
時計回りに角度θ傾むいたドメインと、反時計回
りにθつまり−θ傾むいたドメインを混存した状
態を持つとともに(同図ロ)、分子軸に垂直な方
向の電気双極子を備えている。 By the way, a liquid crystal cell is constructed by injecting this liquid crystal compound having a chiral smect C phase between two substrates B and B with a gap (for example, about 1 μm) smaller than the helical period (usually several μm). Then (Fig. 9A), the liquid crystal molecules lose their helical structure, and the molecular axes become parallel to the substrates B and B, with domains tilted at an angle θ clockwise from the normal direction of the layers and domains tilted counterclockwise. It has a mixture of domains tilted by θ, that is, −θ (see figure 2), and has an electric dipole in a direction perpendicular to the molecular axis.
このため、一方のドメインが基板B、Bに対し
て上向きの電気双極子を持つと、他方のドメイン
は下向きの電気双極子を持つことになり、したが
つて基板B、B間に電界を印加すると、全ての液
晶分子は、層の法線方向から+θもしくは−θの
いずれか一方に傾いた位置に揃い、また逆向きの
電界を印加すると、液晶分子も反転して−θもし
くは+θ傾むいた位置に一斉に揃つた状態で配列
する。 Therefore, if one domain has an electric dipole pointing upward with respect to substrates B, B, the other domain will have an electric dipole pointing downward, thus applying an electric field between substrates B, B. Then, all the liquid crystal molecules are aligned in positions tilted either +θ or -θ from the normal direction of the layer, and when an electric field in the opposite direction is applied, the liquid crystal molecules are also reversed and tilted -θ or +θ. Arrange them all at the same position.
このセルの両面に偏光板を配設して電界を印加
すると、液晶分子の移動により明状態や暗状態が
生じて表示パネルや光シヤツタとしての機能を持
たせることができる(第10図)。このように構
成した液晶パネルは、マイクロ秒台という非常に
速い応答速度と、一旦表示したパターンを電界除
去後も保持するという優れた特性を持つている。 When polarizing plates are placed on both sides of this cell and an electric field is applied, a bright state and a dark state are generated due to the movement of liquid crystal molecules, allowing the cell to function as a display panel or light shutter (FIG. 10). The liquid crystal panel constructed in this manner has an extremely fast response speed of microseconds and an excellent property of retaining the displayed pattern even after the electric field is removed.
特に、この記憶保持性は駆動電力を節約するこ
とができるという点では非常に有用な特性ではあ
るが、反面において表示内容の変更時に暗状態の
書込みと明状態の書込みを別々のフレーム走査で
行なうことが必要となり、表示パターンの変更に
時間を要するという問題がある。 In particular, this memory retention property is a very useful characteristic in terms of saving drive power, but on the other hand, when changing display contents, writing in the dark state and writing in the bright state are performed in separate frame scans. Therefore, there is a problem in that it takes time to change the display pattern.
(目的)
本発明は、このような問題に鑑み、明状態と暗
状態の書込みを1フレーム走査で実行することが
できる走査速度の速い新規なスメクテイツク液晶
装置を提供することを目的とする。(Objective) In view of the above-mentioned problems, it is an object of the present invention to provide a novel smectic liquid crystal device having a high scanning speed and capable of writing in a bright state and a dark state in one frame scan.
(発明の概要)
すなわち、本発明が特徴とするところは、配向
処理を施した一対の基板の間隙を強誘電性カイラ
ルスメクテイツク液晶化合物の螺旋ピツチ以下に
してスメクテイツク液晶パネルを構成する一方
に、前記液晶化合物の第1の反転時間と第2の反
転時間の間の時間幅を持つ交番信号と、前記反転
時間の長い方より大きい時間幅を持つ交番信号を
選択的に印加するようにした点にある。(Summary of the Invention) That is, the present invention is characterized in that the gap between a pair of substrates subjected to alignment treatment is set to be equal to or less than the helical pitch of a ferroelectric chiral smectic liquid crystal compound, and one of the substrates constituting a smectic liquid crystal panel is , selectively applying an alternating signal having a time width between the first inversion time and the second inversion time of the liquid crystal compound, and an alternating signal having a time width larger than the longer inversion time. At the point.
(構成)
そこで、以下に本発明の詳細を図示した実施例
に基づいて説明する。(Structure) Therefore, details of the present invention will be described below based on illustrated embodiments.
第1図は、本発明に使用するスメクテイツク液
晶装置の一実施例を示すものであつて、図中符号
1は、液晶表示パネルを構成する一方の基板で、
透明導電性材料によりセグメント電極1a,1
a,1a……が形成されたガラス等の電気絶縁性
透明板1bの表面に印刷やデイツピングによつて
ポリイミドの薄膜を設けて基板1の面方向の全て
の向きに均一な配向性を持つランダム水平配向膜
層1cを形成して構成されている(第2図イ)。
2は、液晶表示パネルを構成する他方の基板で、
セグメント電極1a,1a,1a……と直交する
ようにコモン電極2a,2a,2a……が形成さ
れた電気絶縁性透明板2bの表面にポリイミドの
薄膜を設け、この薄膜の表面を一方向にラビング
処理を行なつて一方向だけの配向を付与した一軸
配向膜層2cを形成して構成されている(第2図
ロ)。これら2枚の基板1,2は、液晶化合物の
螺旋ピツチよりも小さい間隙を持つてランダム水
平配向薄膜1cと一軸配向膜層2cを対向させて
平行に配置され、2枚の基板1,2間にS−4−
0(2−メチル)ブチルーレゾルシリデン−4−
アルキルn−チクチルアニリン
と
P−n−オクチルフエニル−P′−6−メチルオ
クチルオキシベンゾエート
を等率混合してなる強誘電性カイラルスメクテイ
ツク液晶化合物3を充填し、基板周囲をシール剤
により封止してセル構造体に形成して表示パネル
6に構成されている。なお、図中符号4,5は、
基板の表面に配置された偏光板をそれぞれ示す。 FIG. 1 shows an embodiment of a smectic liquid crystal device used in the present invention, and reference numeral 1 in the figure indicates one substrate constituting a liquid crystal display panel;
Segment electrodes 1a, 1 made of transparent conductive material
A, 1a, . It is constructed by forming a horizontal alignment film layer 1c (FIG. 2A).
2 is the other substrate constituting the liquid crystal display panel;
A polyimide thin film is provided on the surface of the electrically insulating transparent plate 2b on which the common electrodes 2a, 2a, 2a... are formed perpendicularly to the segment electrodes 1a, 1a, 1a..., and the surface of this thin film is oriented in one direction. It is constructed by forming a uniaxially oriented film layer 2c which is oriented in only one direction by performing a rubbing process (FIG. 2B). These two substrates 1 and 2 are arranged in parallel with the randomly horizontally oriented thin film 1c and the uniaxially oriented film layer 2c facing each other with a gap smaller than the helical pitch of the liquid crystal compound. niS-4-
0(2-methyl)butylresolcylidene-4-
Alkyl n-thictylaniline and P-n-octylphenyl-P'-6-methyloctyloxybenzoate A display panel 6 is constructed by filling a ferroelectric chiral smect liquid crystal compound 3 made by mixing equal proportions of ferroelectric liquid crystal compounds 3 and sealing the periphery of the substrate with a sealant to form a cell structure. In addition, the symbols 4 and 5 in the figure are
Each shows a polarizing plate placed on the surface of the substrate.
このように構成した液晶パネルの電極に電圧を
印加してドメインの反転速度を調べると、第3図
に示したように同一レベルの電圧が印加されたと
き、明状態から暗状態に変化する速度τ1と、暗状
態から明状態に変化する速度τ2が異なり、両者間
に応答時間差Δτが発生する。 When voltage is applied to the electrodes of the liquid crystal panel configured in this way and the domain reversal speed is investigated, as shown in Figure 3, when the same level of voltage is applied, the speed at which the domain changes from a bright state to a dark state is τ 1 and the speed at which the dark state changes to the bright state τ 2 are different, and a response time difference Δτ occurs between the two.
本発明は、この表示状態の切換わり時の時間差
Δτを積極的に利用して明状態の書込みと、暗状
態の書込みを同時に実行するようにしたものであ
る。 In the present invention, writing in a bright state and writing in a dark state are executed simultaneously by actively utilizing this time difference Δτ when switching display states.
そこで、次に本発明に係る駆動回路の詳細を実
施例に基づいて説明する。 Next, details of the drive circuit according to the present invention will be explained based on an embodiment.
第4図は本発明の一実施例を示すものであつ
て、図中符号7は、上述したスメクテイツク液晶
パネル6のコモン電極2a,2a,2a……に接
続するコモン電極駆動回路、8は、セグメント電
極1a,1a,1a……に接続するセグメント電
極駆動回路で、線順次走査時に書込状態に対応し
て第1モードもしくは第2モードの電界を、また
非選択時には第3モードの電界を画素に印加する
ように構成されている。 FIG. 4 shows an embodiment of the present invention, in which reference numeral 7 is a common electrode drive circuit connected to the common electrodes 2a, 2a, 2a, . . . of the above-mentioned smectic liquid crystal panel 6; A segment electrode drive circuit connected to the segment electrodes 1a, 1a, 1a, . The voltage is configured to be applied to the pixel.
すなわち、画素選択時に、
電圧|V1|で、明状態から暗状態に変化す
るに要する時間τ1と暗状態から明状態に変化す
るに要する時間τ2の間の時間幅T1を持つ負方
向のパルスP1と(第5図イ)、電圧|V1|で時
間幅T1の正方向のパルスP2からなる暗状態書
込信号、及び電圧|V1/N|で交番する維持
信号からなる第1モード信号(同図ロ)、
同一レベルの電圧|V1|で暗状態から明状
態に変化するに要する時間τ2以上の時間幅T2
の負方向のパルスP3と(同図ハ)、電圧|V1|
で時間幅T2の正方向のパルスP4からなる明状
態書込信号と、及び維持信号からなる第2モー
ド信号ニ、
非選択時に
液晶分子に反転を生じさせない電圧|V1/
N|と時間幅を持つた交番信号からなる第3モ
ード信号ホ
を選択的に出力するように構成されている。 That is , when selecting a pixel, a voltage |V 1 A dark state write signal consisting of a positive direction pulse P 1 (FIG. 5a) with a duration T 1 at a voltage |V 1 |, and a maintenance alternating at a voltage |V 1 /N| The first mode signal (FIG. 2) consists of a signal with a time width T 2 equal to or longer than the time required to change from a dark state to a bright state τ 2 at the same level of voltage |V 1 |
With the negative direction pulse P 3 (Figure C), the voltage |V 1 |
A bright state write signal consisting of a pulse P4 in the positive direction with a time width T2 , and a second mode signal consisting of a sustain signal 2, a voltage that does not cause inversion in liquid crystal molecules when not selected |V 1 /
It is configured to selectively output a third mode signal E consisting of an alternating signal having a time width of N|.
次に、こうのようにした装置の動作について説
明する。 Next, the operation of the device thus constructed will be explained.
電極1a,2aに電界を作用させない状態で
は、液晶分子がその螺旋ピツチ以下という狭い間
隙に封入されることにより、液晶分子の一端がラ
ンダム水平配向膜層1cによりに捕捉されてつつ
も面方向にフリーな状態の下で、液晶分子の他端
が一軸配向膜層2cによつて1つの方向へのバイ
アスを与えられる。これにより、基板1,2に充
填されている全ての液晶分子は、一方向に揃えら
れて何らのパターンを現出することなくパネル面
全体を一様な光学濃度に維持して均一なバツクグ
ラウンドを形成する。 When no electric field is applied to the electrodes 1a and 2a, the liquid crystal molecules are enclosed in a narrow gap smaller than the helical pitch, and one end of the liquid crystal molecule is captured by the random horizontal alignment film layer 1c, but not aligned in the plane direction. Under a free state, the other end of the liquid crystal molecule is biased in one direction by the uniaxial alignment film layer 2c. As a result, all the liquid crystal molecules filled in the substrates 1 and 2 are aligned in one direction, and the entire panel surface is maintained at a uniform optical density without any pattern appearing, creating a uniform background. form.
このような状態において、第1モード信号を印
加すると、選択画素の液晶分子は、パルスP1の
電圧−V1における反転時間τ1より長く、かつ反
転時間τ2より短い継続時間T1の電界の作用を受
けるため、十分に暗状態に反転する。この反転後
にパルスP2が印加されると、このパルスP2の時
間幅T1が暗状態から明状態に切換わる時間τ2よ
り短いため、選択画素の液晶分子は、明状態に反
転することができず、暗状態、つまりパルスP1
による書込み状態を保持する。この書込み信号の
後に印加される維持信号により、選択画素の液晶
分子は、暗状態の位置に動的に保持される。 In this state, when the first mode signal is applied, the liquid crystal molecules of the selected pixel are exposed to an electric field with a duration T 1 that is longer than the inversion time τ 1 and shorter than the inversion time τ 2 at the voltage −V 1 of the pulse P 1 , it is fully inverted to a dark state. When pulse P 2 is applied after this inversion, the liquid crystal molecules of the selected pixel will be inverted to the bright state because the time width T 1 of this pulse P 2 is shorter than the time τ 2 for switching from the dark state to the bright state. is not possible, and the dark state, that is, pulse P 1
The write state is maintained by A sustain signal applied after this write signal dynamically holds the liquid crystal molecules of the selected pixel in a dark state position.
第2モード信号を印加すると、選択画素の液晶
分子は、パルスP3の電圧−Vにおける反転時間τ1
より長い継続時間T2の電界の作用を受けるため、
一旦、暗状態に変化する。ところが、引続き印加
されるパルスP4は、この電圧V1での暗状態から
明状態への反転時間τ2より長い時間幅T2を持つ
ているため、液晶分子は、パルスP3によつて書
込まれた暗状態から反転させられて明状態を書込
むことになる。この書込み信号の後に印加される
維持信号により、選択画素の液晶分子は、明状態
に保持される。 When the second mode signal is applied, the liquid crystal molecules of the selected pixel will have an inversion time τ 1 at the voltage −V of the pulse P 3
Because it is acted upon by an electric field of longer duration T 2 ,
Once, it changes to a dark state. However, since the pulse P 4 that is subsequently applied has a time width T 2 longer than the inversion time τ 2 from the dark state to the bright state at this voltage V 1 , the liquid crystal molecules are not affected by the pulse P 3 . The written dark state is reversed and a bright state is written. A sustain signal applied after this write signal maintains the liquid crystal molecules of the selected pixel in a bright state.
これにより、数百μ秒台という非常に速い速度
で暗状態の書込みと、明状態の書込みを実行する
ことができる。言うまでもなく、上述の過程にお
いては、液晶分子は、電圧レベルと時間幅が同一
の電圧を交互に受けるため、画素に残留電荷が発
生することはない。 As a result, writing in the dark state and writing in the bright state can be executed at extremely high speeds of several hundreds of microseconds. Needless to say, in the above process, the liquid crystal molecules are alternately subjected to voltages having the same voltage level and duration, so that no residual charge is generated in the pixels.
以下、このように、書込むべき状態に対応させ
て第1モード信号か第2モード信号のいずれか一
方を選択して暗状態と明状態を1フレーム走査に
より書込むことができる。 Hereinafter, in this way, either the first mode signal or the second mode signal is selected in accordance with the state to be written, and the dark state and bright state can be written by scanning one frame.
なお、この実施例においては、パターン表示後
に駆動電圧の1/Nのピーク値を持つ交番電圧を
印加して表示内容を保持するようにしているが、
液晶分子は、ランダム水平配向膜層1cの新たな
1つの配向軸により捕捉されるため、交番電圧の
印加を除去しても液晶分子の向きが保持されて表
示内容を記憶することができる。 In this embodiment, after the pattern is displayed, an alternating voltage having a peak value of 1/N of the driving voltage is applied to maintain the displayed content.
Since the liquid crystal molecules are captured by one new alignment axis of the random horizontal alignment film layer 1c, the orientation of the liquid crystal molecules is maintained even if the application of the alternating voltage is removed, and the display content can be stored.
また、この実施例においては、第1モード信号
を暗状態の書込みに、第2モード信号を明状態の
書込みに使用しているが、対象となる液晶パネル
の動作特性により適宜変更されることは云うまで
もない。 Further, in this embodiment, the first mode signal is used for writing in the dark state, and the second mode signal is used for writing in the bright state, but these may be changed as appropriate depending on the operating characteristics of the target liquid crystal panel. Needless to say.
第6図は、本発明の第2の実施例を示すもの
で、第7図に示した電界印加時間に対する画素濃
度変化を利用して階調表示を行なうものであつ
て、
画素選択時には、
ピーク電圧が|V1|で、V1/2より先端側
を明状態から暗状態に変化するに要する時間τ1
と暗状態から明状態に変化するに要する時間τ2
の間の時間幅Txにより変調される負方向のパ
ルスP5と(同図イ)、ピーク電圧|V1|で1/2
より先端側が時間幅Txにより変調される正方
向のパルスP6からなる暗状態書込信号及び、
電圧|V1/N|で交番する維持信号からなる
第4モード信号ロ、
ピーク電圧が|V1|で、|V1/2|より先端
側を暗状態から明状態に変化するに要する時間
τ2よりも大きい時間幅Tyにより変調される負
方向のパルスP7とハ、ピーク電圧が|V1|で、
時間幅Tyにより変調される正方向のパルスP8
からなる明状態書込信号及び、電圧|V1/N
|で交番する維持信号からなる第5モード信号
ニを、
また非選択時には
前述の第3モードの信号ホを印加するように
構成したものである。 FIG. 6 shows a second embodiment of the present invention, in which gradation display is performed using the change in pixel density with respect to the electric field application time shown in FIG. 7, and when selecting a pixel, the peak When the voltage is |V 1 |, the time required for the tip side to change from the bright state to the dark state from V 1 /2 τ 1
and the time required to change from the dark state to the bright state τ 2
The negative direction pulse P 5 modulated by the time width Tx between (A in the same figure), the peak voltage |V 1 | is 1/2
a dark state write signal consisting of a positive direction pulse P 6 modulated by a time width Tx on the more advanced side;
The fourth mode signal B consists of a maintenance signal alternating with a voltage of |V 1 /N|. The time required for the tip side to change from a dark state to a bright state from |V 1 /2| when the peak voltage is |V 1 | A negative-going pulse P 7 modulated by a time width Ty larger than τ 2 and a peak voltage of |V 1 |,
Positive direction pulse P 8 modulated by time width Ty
Bright state write signal and voltage |V 1 /N
The fifth mode signal D consisting of a maintenance signal alternating with | is applied, and the third mode signal E described above is applied when not selected.
この実施例によれば、第4モード信号を印加す
ると、選択画素の液晶分子は、このパルスP5の
電圧−V1と時間幅Txに比例した濃度で暗状態側
に変化する(第7図)。このような状態において
パルスP6が印加されると、暗状態から明状態に
切換わるにはそのピーク電圧V1の時間幅Tyが反
転時間τ2より短いため、液晶分子は、暗状態の位
置に移動することができず、パルスP5により書
込まれた濃度状態を保持する。この書込み信号の
後に印加される維持信号により、液晶分子は、そ
の選択された位置を中心として表示濃度を動的に
保持される。 According to this embodiment, when the fourth mode signal is applied, the liquid crystal molecules in the selected pixel change to the dark state side with a concentration proportional to the voltage -V1 and the time width Tx of this pulse P5 (Fig. 7). ). When a pulse P 6 is applied in such a state, the time width Ty of the peak voltage V 1 is shorter than the reversal time τ 2 to switch from the dark state to the bright state, so the liquid crystal molecules will be at the position of the dark state. The concentration state written by pulse P5 is maintained. A sustain signal applied after this write signal causes the liquid crystal molecules to dynamically maintain the display density around the selected position.
第5モード信号を印加すると、液晶分子は、パ
ルスP7の時間幅Tyが反転時間τ2より長いため、
一旦、暗状態に変化する。ところが、引続き印加
されるパルスP8は、液晶分子を暗状態から明状
態側に移動させるに十分な時間幅Tyを持つてい
るため、液晶分子は、パルスP7によつて書込ま
れた暗状態から明状態側に移動させられ、時間幅
Tyに比例した明度を書込むことになる。これに
より、数百μ秒台という非常に速い速度で階調性
を持つパターンの書込みを1工程で実行する。 When the fifth mode signal is applied, the liquid crystal molecules will move because the time width Ty of the pulse P 7 is longer than the inversion time τ 2 .
Once, it changes to a dark state. However, since the pulse P8 that is subsequently applied has a time width Ty sufficient to move the liquid crystal molecules from the dark state to the bright state side, the liquid crystal molecules do not absorb the dark written by the pulse P7 . It is moved from the state to the light state side, and the time width is
The brightness will be written in proportion to Ty. As a result, a pattern having gradation characteristics can be written in one step at a very high speed of several hundreds of microseconds.
なお、この実施例においては、暗状態と明状態
に階調性を持たせているが、どちらか一方、例え
ば暗状態の書込時だけに階調性を持たせても同様
の作用を奏することは明らかである。 Note that in this embodiment, gradation is given to the dark state and bright state, but the same effect can be achieved even if gradation is given only to one of them, for example, when writing in the dark state. That is clear.
なお、上述した強誘性を持つたスメクテイツク
液晶の他に、一般式
により表わされるピリミジン系液晶化合物や
2−メテイルブテイルP−[(P−n−デシロキ
シベンジリデン)アミノ]等のカイラルスメクテ
イツク液晶化合物を使用することができる。 In addition to the above-mentioned smectic liquid crystal with ferromagnetic properties, there are also A chiral smectate liquid crystal compound such as a pyrimidine liquid crystal compound represented by 2-methylbutyl P-[(P-n-decyloxybenzylidene)amino] can be used.
なお、上述した実施例においては、基板の表面
にポリイミドにより一軸配向膜層、及びランダム
水平配向膜層を形成しているが、一軸配向膜を形
成する材料としてはポリイミドの外、ポリビニー
ルアルコール、弗素樹脂、シラン等の有機膜や
SiO2斜方蒸着膜などが、また他方の基板のラン
ダム水平配向膜を形成する材料としてはポリイミ
ドの外、エポキシ、ポリビニールアルコール、弗
素樹脂、ポリウレタン、シラン、フエノール、尿
素などの有機膜、SiO2やMgF2などを蒸着してな
る無機膜が使用できることを確認した。 In the above embodiment, a uniaxially oriented film layer and a random horizontally oriented film layer are formed using polyimide on the surface of the substrate, but materials for forming the uniaxially oriented film include polyvinyl alcohol, polyvinyl alcohol, polyimide, etc. Organic films such as fluororesin and silane
In addition to polyimide, organic films such as epoxy, polyvinyl alcohol, fluororesin, polyurethane, silane, phenol, and urea, and SiO 2 are used to form the random horizontal alignment film on the other substrate. It was confirmed that inorganic films made by vapor-depositing materials such as 2 and MgF 2 can be used.
(効果)
以上、説明したように本発明によれば、スメク
テイツク液晶化合物を用いた液晶パネルに、液晶
化合物の第1の反転時間と第2の反転時間の間の
時間幅を持つ交番信号、及び前記反転時間の長い
方より大きい時間幅を持つ交番信号を書込信号と
したので、記憶保持性とバツクグラウンドの均一
性を活しつつ、明状態と暗状態の書込みを1フレ
ーム走査期間内で行なうことができて、走査速度
の速い表示装置や光シヤツタ等のカイラルスメク
テイツク液晶装置を実現することができる。(Effects) As described above, according to the present invention, an alternating signal having a time width between the first inversion time and the second inversion time of the liquid crystal compound, and Since the write signal is an alternating signal with a time width larger than the longer reversal time, it is possible to write the bright state and the dark state within one frame scanning period while taking advantage of memory retention and background uniformity. As a result, chiral smect liquid crystal devices such as display devices and optical shutters with high scanning speeds can be realized.
第1図は、本発明に使用する液晶パネルの一実
施例を示す装置の斜視断面図、第2図イ,ロは、
それぞれ同上装置における基板のラビング方向を
示す説明図、第3図は、同上装置における印加電
圧と応答速度を示す説明図、第4図は、本発明の
一実施例を示す装置のブロツク図、第5図イ乃至
ホは、それぞれ同上装置における動作を示す波形
図、第6図イ乃至ホは、それぞれ本発明の他の実
施例を示す波形図、第7図は、電界印加時間と画
素濃度の関係を示す説明図、第8図は、カイラル
スメクテイツク液晶の分子配列を示す模式図、第
9図イ,ロは、それぞれセル間隙を液晶分子の螺
旋ピツチ以下にしたときの分子の配列を示す模式
図、第10図は、スメクテイツク液晶のドメイン
と偏光の関係を示す説明図である。
1……基板、1a……電気絶縁性透明板、1c
……ランダム水平配向膜層、2……基板、2a…
…電気絶縁性透明板、2c……一軸配向膜層、3
……カイラルスメクテイツク液晶化合物。
FIG. 1 is a perspective sectional view of a device showing one embodiment of a liquid crystal panel used in the present invention, and FIG.
FIG. 3 is an explanatory diagram showing the rubbing direction of the substrate in the same device as above, FIG. 3 is an explanatory diagram showing the applied voltage and response speed in the same device, and FIG. 5A to 5E are waveform diagrams showing the operation of the same device, FIGS. 6A to 6E are waveform diagrams showing other embodiments of the present invention, and FIG. 7 is a graph showing the electric field application time and pixel density. Figure 8 is a schematic diagram showing the molecular arrangement of chiral smectic liquid crystal, and Figure 9 A and B show the arrangement of molecules when the cell gap is made smaller than the helical pitch of the liquid crystal molecules. The schematic diagram shown in FIG. 10 is an explanatory diagram showing the relationship between domains of a smectic liquid crystal and polarized light. 1... Substrate, 1a... Electrically insulating transparent plate, 1c
...Random horizontal alignment film layer, 2...Substrate, 2a...
...Electrically insulating transparent plate, 2c... Uniaxial alignment film layer, 3
...Chiral smectic liquid crystal compound.
Claims (1)
施した一方の基板と、 電極が形成された基板表面にランダム水平配向
処理を施した他方の基板と、 上記両基板をそれぞれ配向面側を対向させて平
行に配設し、上記基板間に形成された空間に、強
誘電性カイラルスメクテイツク液晶化合物からな
り、上記液晶化合物の螺旋ピツチ以下の層厚で封
入された液晶層と、 上記両基板の電極が交差する部分に、上記液晶
層を介在して成る画素と、 上記両基板を挟むように配設された偏光板と、 上記両基板上の電極を介して上記画素へ電圧を
印加する信号発生手段と、 上記信号発生手段から上記画素へ、一方の極性
を持つパルス状電圧を印加したとき上記画素が第
1の状態から第2の状態へ変化する第1の反転時
間よりも、他方の極性を持つパルス状電圧を印加
したときの第2の状態から第1の状態へ変化する
第2の反転時間が長い液晶表示装置において、 上記信号発生手段は、上記第1の反転時間と上
記第2の反転時間との間の時間幅をそれぞれが持
つ、上記一方の極性と上記他方の極性の少なくと
も一対のパルス状電圧を含み、上記一方の極性の
パルス状電圧の後に上記他方の極性のパルス状電
圧が配列された第1の交番電圧と、 上記第1の反転時間と上記第2の反転時間のい
ずれよりも大きい時間幅をそれぞれが持つ、上記
一方の極性と上記他方の極性の少なくとも一対の
パルス状電圧を含み、上記一方の極性のパルス状
電圧の後に上記他方の極性のパルス状電圧が配列
された第2の交番電圧とを、 選択的に上記液晶層へ出力することを特徴とす
る液晶表示装置。[Scope of Claims] 1. One substrate whose surface has been subjected to uniaxial alignment treatment on which electrodes are formed, the other substrate whose surface has been subjected to random horizontal alignment treatment on which electrodes have been formed, and both of the above substrates. They are arranged parallel to each other with their orientation surfaces facing each other, and in the space formed between the substrates, a layer made of a ferroelectric chiral smect liquid crystal compound is sealed with a layer thickness equal to or less than the helical pitch of the liquid crystal compound. a liquid crystal layer; a pixel with the liquid crystal layer interposed at the intersection of the electrodes of both substrates; a polarizing plate disposed to sandwich both substrates; A signal generating means for applying a voltage to the pixel; In the liquid crystal display device, the second inversion time for changing from the second state to the first state when a pulsed voltage having the other polarity is applied is longer than the inversion time of the signal generating means. at least a pair of pulsed voltages of one polarity and the other polarity, each having a time width between the first reversal time and the second reversal time, the pulsed voltage of one polarity; a first alternating voltage in which pulsed voltages of the other polarity are arranged after the first alternating voltage of the one polarity, each having a time width larger than either the first inversion time or the second inversion time. and a second alternating voltage including at least one pair of pulsed voltages of the other polarity, wherein the pulsed voltage of the one polarity is followed by the pulsed voltage of the other polarity. A liquid crystal display device characterized by outputting to a layer.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8365185A JPS61241731A (en) | 1985-04-19 | 1985-04-19 | Smectic liquid crystal device |
EP19860302887 EP0200427B1 (en) | 1985-04-19 | 1986-04-17 | Chiral smectic liquid crystal electro-optical device and method of driving same |
DE8686302887T DE3682610D1 (en) | 1985-04-19 | 1986-04-17 | ELECTRO-OPTICAL DEVICE WITH CHIRAL SMECTIC LIQUID CRYSTAL AND METHOD FOR CONTROLLING THE SAME. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8365185A JPS61241731A (en) | 1985-04-19 | 1985-04-19 | Smectic liquid crystal device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61241731A JPS61241731A (en) | 1986-10-28 |
JPH0431372B2 true JPH0431372B2 (en) | 1992-05-26 |
Family
ID=13808352
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8365185A Granted JPS61241731A (en) | 1985-04-19 | 1985-04-19 | Smectic liquid crystal device |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0200427B1 (en) |
JP (1) | JPS61241731A (en) |
DE (1) | DE3682610D1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5255110A (en) * | 1985-12-25 | 1993-10-19 | Canon Kabushiki Kaisha | Driving method for optical modulation device using ferroelectric liquid crystal |
US4836656A (en) * | 1985-12-25 | 1989-06-06 | Canon Kabushiki Kaisha | Driving method for optical modulation device |
JPH061310B2 (en) * | 1987-05-13 | 1994-01-05 | キヤノン株式会社 | Liquid crystal device |
US5010328A (en) * | 1987-07-21 | 1991-04-23 | Thorn Emi Plc | Display device |
US6268839B1 (en) * | 1998-05-12 | 2001-07-31 | Kent State University | Drive schemes for gray scale bistable cholesteric reflective displays |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0629919B2 (en) * | 1982-04-16 | 1994-04-20 | 株式会社日立製作所 | Liquid crystal element driving method |
EP0106386A3 (en) * | 1982-09-23 | 1985-03-13 | BBC Brown Boveri AG | Method of triggering a multiplexable bistable liquid crystal display |
US4655561A (en) * | 1983-04-19 | 1987-04-07 | Canon Kabushiki Kaisha | Method of driving optical modulation device using ferroelectric liquid crystal |
AU584867B2 (en) * | 1983-12-09 | 1989-06-08 | Seiko Instruments & Electronics Ltd. | A liquid crystal display device |
-
1985
- 1985-04-19 JP JP8365185A patent/JPS61241731A/en active Granted
-
1986
- 1986-04-17 DE DE8686302887T patent/DE3682610D1/en not_active Expired - Fee Related
- 1986-04-17 EP EP19860302887 patent/EP0200427B1/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE3682610D1 (en) | 1992-01-09 |
EP0200427A1 (en) | 1986-11-05 |
JPS61241731A (en) | 1986-10-28 |
EP0200427B1 (en) | 1991-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0491377B1 (en) | Method of driving a matrix-type liquid crystal display device | |
JP2002357851A (en) | Liquid crystal display device | |
KR930010578A (en) | Liquid crystal element and its driving method | |
JPH0431372B2 (en) | ||
US20020191137A1 (en) | Liquid crystal panel substrate having alignment film and method for forming alignment film | |
KR20010065169A (en) | Liquid crystal display device | |
KR100958254B1 (en) | In-plane switching mode liquid crystal display device and manufacturing method | |
JPS6230224A (en) | Smectic liquid crystal device | |
JPS60235121A (en) | Driving method of liquid crystal element | |
JPS60262133A (en) | Driving method of liquid-crystal element | |
JPH0473846B2 (en) | ||
JPS62145216A (en) | Liquid crystal element and driving method thereof | |
JPH0723939B2 (en) | Smectic electro-optical display | |
JPS60263124A (en) | Driving method of liquid-crystal element | |
JPH07111517B2 (en) | Liquid crystal light valve, printer using the same, and optical logic operator | |
JPH0756545B2 (en) | Driving method of liquid crystal matrix display panel | |
JPH0466328B2 (en) | ||
JP2665331B2 (en) | Driving method of ferroelectric liquid crystal display device | |
JPS614026A (en) | Driving method of liquid crystal element | |
JPH0950048A (en) | Antiferroelectric liquid crystal display device | |
JPS619623A (en) | Driving method of liquid crystal element | |
JPS6210628A (en) | liquid crystal electro-optical device | |
JPH06242419A (en) | Method for driving liquid crystal device | |
JPH0743722A (en) | Liquid crystal element | |
JPS60262137A (en) | Driving method of liquid-crystal element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
EXPY | Cancellation because of completion of term |