JP7619999B2 - 表示パネル、表示装置および表示装置の製造方法 - Google Patents
表示パネル、表示装置および表示装置の製造方法 Download PDFInfo
- Publication number
- JP7619999B2 JP7619999B2 JP2022501069A JP2022501069A JP7619999B2 JP 7619999 B2 JP7619999 B2 JP 7619999B2 JP 2022501069 A JP2022501069 A JP 2022501069A JP 2022501069 A JP2022501069 A JP 2022501069A JP 7619999 B2 JP7619999 B2 JP 7619999B2
- Authority
- JP
- Japan
- Prior art keywords
- supporter
- signal wiring
- wiring
- disposed
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/18—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of the types provided for in two or more different main groups of the same subclass of H10B, H10D, H10F, H10H, H10K or H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass H10D or integrated devices of class H10
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/441—Interconnections, e.g. scanning lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/441—Interconnections, e.g. scanning lines
- H10D86/443—Interconnections, e.g. scanning lines adapted for preventing breakage, peeling or short circuiting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/451—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by the compositions or shapes of the interlayer dielectrics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02123—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
- H01L2224/02125—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02123—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
- H01L2224/02145—Shape of the auxiliary member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05016—Shape in side view
- H01L2224/05018—Shape in side view being a conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13006—Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13013—Shape in top view being rectangular or square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1415—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16148—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a bonding area protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the bump connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Optics & Photonics (AREA)
- Electroluminescent Light Sources (AREA)
Description
Claims (30)
- 表示領域および前記表示領域の周辺に配置されたパッド領域が定義された表示基板と、
前記表示基板の前記パッド領域上に配置された連結配線と、
前記連結配線上に配置された信号配線と、
前記表示基板と前記信号配線の間に配置された第1絶縁層と、
前記表示基板と前記連結配線との間に配置され、有機物を含むサポータを含み、
前記サポータは、前記表示基板上に配置された第2絶縁層の上面に直接配置され、
前記連結配線は前記サポータと直接接し、
前記第1絶縁層は前記連結配線の側面を部分的に覆い、残りの側面の一部と上面を露出する、表示パネル。 - 前記連結配線の平面上の大きさは前記サポータの平面上の大きさより大きく、前記連結配線は前記サポータをカバーする請求項1に記載の表示パネル。
- 前記信号配線の平面上の大きさは前記連結配線の平面上の大きさより大きく、前記信号配線は前記連結配線と直接接する、請求項2に記載の表示パネル。
- 前記信号配線は前記第1絶縁層の上面と直接接する、請求項1に記載の表示パネル。
- 前記サポータの断面形状は台形、三角形、五角形、半円、半楕円または四角形状のうち少なくとも一つを含む、請求項1に記載の表示パネル。
- 前記サポータは前記信号配線の長辺方向に沿って延びたパターンを含み、前記サポータのパターンは複数であり、前記複数のサポータのパターンは前記信号配線の短辺方向に沿って離隔して配置された、請求項1に記載の表示パネル。
- 前記サポータは前記信号配線の短辺方向に沿って延びたパターンを含み、
前記サポータのパターンは複数であり、
前記複数のサポータのパターンは前記信号配線の長辺方向に沿って離隔して配置された、請求項1に記載の表示パネル。 - 前記サポータは平面上の前記信号配線の長辺方向および短辺方向に沿って延びた格子形状を有する、請求項1に記載の表示パネル。
- 前記サポータは平面上の前記信号配線の長辺方向および短辺方向に沿って離隔して配置された複数の島形状を有する、請求項1に記載の表示パネル。
- 前記連結配線は複数であり、前記複数の連結配線の間に配置された非導電性フィルムまたは非導電性結合剤をさらに含む、請求項1に記載の表示パネル。
- 表示領域および前記表示領域の周辺に配置されたパッド領域が定義され、第1絶縁層を含む表示基板と、
前記表示基板の前記パッド領域上に配置され、前記第1絶縁層の上面に直接配置される有機物を含むサポータと接する第1連結配線と、
前記第1連結配線上に配置された信号配線と、
前記表示基板と前記信号配線の間に配置された第2絶縁層と、を含み、
前記第1連結配線は第1部分、前記第1部分の一側に配置された第2部分、および前記第1部分の他側に配置された第3部分を含み、
前記第1部分の表面高さは前記第2部分の表面高さおよび前記第3部分の表面高さより大きく、
前記第2絶縁層は前記第1連結配線の側面を部分的に覆い、残りの側面の一部と上面を露出する、表示パネル。 - 前記第1連結配線は前記信号配線の第1部分と重畳配置された第4部分、前記信号配線の第2部分と重畳配置された第5部分、および前記信号配線の第3部分と重畳配置された第6部分を含み、
前記第4部分の厚さは前記第5部分および前記第6部分の厚さより大きい、請求項11に記載の表示パネル。 - 前記第1連結配線と前記信号配線の間に配置された第2連結配線をさらに含み、
前記第2連結配線の平面上の大きさは前記第1連結配線および前記信号配線の平面上の大きさより小さく、
前記第2連結配線は前記信号配線の前記第1部分と厚さ方向に重畳配置された、請求項11に記載の表示パネル。 - 表示領域および前記表示領域の周辺に配置されたパッド領域が定義された表示基板、
前記表示基板の前記パッド領域上に配置された連結配線、
前記連結配線上に配置された信号配線、
前記表示基板と前記信号配線の間に配置された第1絶縁層、および
前記表示基板と前記連結配線との間に配置され、有機物を含むサポータを含む表示パネル、並びに
前記表示基板の前記パッド領域上に付着し、前記信号配線と接続されるバンプを含む駆動集積回路を含み、
前記サポータは、前記表示基板上に配置された第2絶縁層の上面に直接配置され、
前記連結配線は前記サポータと直接接し、
前記第1絶縁層は前記連結配線の側面を部分的に覆い、残りの側面の一部と上面を露出する、表示装置。 - 前記連結配線の平面上の大きさは前記サポータの平面上の大きさより大きく、前記連結配線は前記サポータをカバーする、請求項14に記載の表示装置。
- 前記信号配線の平面上の大きさは前記連結配線の平面上の大きさより大きく、前記信号配線は前記連結配線と直接接する、請求項14に記載の表示装置。
- 前記信号配線は前記第1絶縁層の上面と直接接する、請求項14に記載の表示装置。
- 前記信号配線は前記サポータと重畳配置された第1部分、前記サポータと非重畳配置されて前記第1部分の一側に位置した第2部分、および前記サポータと非重畳配置されて前記第1部分の他側に位置した第3部分を含み、前記第1部分の上面は前記第2部分の上面および前記第3部分の上面より厚さ方向に突出した、請求項16に記載の表示装置。
- 前記駆動集積回路は駆動基板、および前記駆動基板上に配置された駆動配線をさらに含み、前記バンプは前記駆動配線上に配置されて前記駆動配線と連結された、請求項18に記載の表示装置。
- 前記バンプは第1部分、前記第1部分の一側に配置された第2部分、および前記第1部分の他側に配置された第3部分を含み、前記第1部分の表面は前記第2部分の表面および前記第3部分の表面より厚さ方向に湾入した、請求項19に記載の表示装置。
- 前記信号配線の第1部分は前記バンプの第1部分と接続され、前記信号配線の第2部分は前記バンプの第2部分と接続され、前記信号配線の第3部分は前記バンプの第3部分と接続された、請求項20に記載の表示装置。
- 前記バンプは前記信号配線と直接接続された、請求項19に記載の表示装置。
- 前記バンプは前記信号配線と超音波接続された、請求項22に記載の表示装置。
- ベース基板上に有機物を含むサポータを形成する段階と、
前記サポータ上に連結配線を形成する段階と、
前記ベース基板上に前記連結配線の側面を部分的に覆い、残りの側面の一部と上面を露出する第1絶縁層を形成する段階と、
前記連結配線上に前記連結配線をカバーして前記連結配線と電気的に接続された信号配線を形成する段階を含み、
前記サポータは、前記ベース基板上に配置された第2絶縁層の上面に直接配置され、
前記連結配線は前記サポータをカバーし、直接接する、表示装置の製造方法。 - 前記ベース基板上にサポータを形成する段階はフォトリソグラフィ工程、インクジェット工程またはスクイジング工程によって前記サポータを形成する段階をさらに含む、請求項24に記載の表示装置の製造方法。
- 前記信号配線を形成した後に前記信号配線上に駆動集積回路を取り付けられる段階をさらに含む、請求項24に記載の表示装置の製造方法。
- 前記駆動集積回路を取り付けられる段階はバンプを前記信号配線に直接接続する段階を含む、請求項26に記載の表示装置の製造方法。
- 前記信号配線は前記サポータと重畳配置された第1部分、前記サポータと非重畳配置されて前記第1部分の一側に位置した第2部分、および前記サポータと非重畳配置されて前記第1部分の他側に位置した第3部分を含み、前記第1部分の上面は前記第2部分の上面および前記第3部分の上面より厚さ方向に突出した、請求項27に記載の表示装置の製造方法。
- 前記バンプは第1部分、前記第1部分の一側に配置された第2部分、および前記第1部分の他側に配置された第3部分を含み、前記第1部分の表面は前記第2部分の表面および前記第3部分の表面より厚さ方向に湾入した、請求項28に記載の表示装置の製造方法。
- 前記信号配線の第1部分は前記バンプの第1部分と接続され、
前記信号配線の第2部分は前記バンプの第2部分と接続され、
前記信号配線の第3部分は前記バンプの第3部分と接続された、請求項29に記載の表示装置の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2019-0084765 | 2019-07-12 | ||
KR1020190084765A KR20210008277A (ko) | 2019-07-12 | 2019-07-12 | 표시 장치 및 표시 장치의 제조 방법 |
PCT/KR2020/008404 WO2021010616A1 (ko) | 2019-07-12 | 2020-06-26 | 표시 장치 및 표시 장치의 제조 방법 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2022540193A JP2022540193A (ja) | 2022-09-14 |
JPWO2021010616A5 JPWO2021010616A5 (ja) | 2023-07-11 |
JP7619999B2 true JP7619999B2 (ja) | 2025-01-22 |
Family
ID=74211061
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2022501069A Active JP7619999B2 (ja) | 2019-07-12 | 2020-06-26 | 表示パネル、表示装置および表示装置の製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20220278088A1 (ja) |
EP (1) | EP3998636A4 (ja) |
JP (1) | JP7619999B2 (ja) |
KR (1) | KR20210008277A (ja) |
CN (1) | CN114097091A (ja) |
WO (1) | WO2021010616A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220158116A (ko) | 2021-05-20 | 2022-11-30 | 삼성디스플레이 주식회사 | 표시 패널 및 이를 포함하는 표시 장치 |
WO2023012914A1 (ja) * | 2021-08-03 | 2023-02-09 | 株式会社Nttドコモ | 端末および無線通信方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005070360A (ja) | 2003-08-22 | 2005-03-17 | Sony Corp | 電気回路基板 |
JP2008116795A (ja) | 2006-11-07 | 2008-05-22 | Mitsubishi Electric Corp | 表示装置 |
JP2008277646A (ja) | 2007-05-02 | 2008-11-13 | Epson Imaging Devices Corp | 電気光学装置用基板、実装構造体及び電子機器 |
JP2009162888A (ja) | 2007-12-28 | 2009-07-23 | Kyocera Corp | 半導体素子の実装構造体および画像表示装置 |
CN105739198A (zh) | 2014-12-24 | 2016-07-06 | 乐金显示有限公司 | 用于显示装置的阵列基板及显示装置 |
US20160197097A1 (en) | 2015-01-02 | 2016-07-07 | Samsung Display Co., Ltd. | Display device |
US20180061748A1 (en) | 2016-08-24 | 2018-03-01 | Samsung Display Co., Ltd. | Semiconductor chip, display panel, and electronic device |
US20180068931A1 (en) | 2016-09-02 | 2018-03-08 | Samsung Display Co., Ltd. | Semiconductor chip, electronic device including the same, and method of connecting the semiconductor chip to the electronic device |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040099959A1 (en) * | 2002-11-22 | 2004-05-27 | Hannstar Display Corp. | Conductive bump structure |
KR20040050245A (ko) * | 2002-12-09 | 2004-06-16 | 삼성전자주식회사 | 박막 트랜지스터 기판, 이의 제조방법, 이를 갖는액정표시장치 및 이의 제조방법 |
JP5259095B2 (ja) * | 2006-06-19 | 2013-08-07 | 新光電気工業株式会社 | 半導体装置 |
JP4293563B2 (ja) * | 2006-11-28 | 2009-07-08 | Okiセミコンダクタ株式会社 | 半導体装置及び半導体パッケージ |
JP2008277647A (ja) * | 2007-05-02 | 2008-11-13 | Epson Imaging Devices Corp | 実装構造体及び電子機器 |
US8642469B2 (en) * | 2011-02-21 | 2014-02-04 | Stats Chippac, Ltd. | Semiconductor device and method of forming multi-layered UBM with intermediate insulating buffer layer to reduce stress for semiconductor wafer |
KR102317553B1 (ko) * | 2015-08-28 | 2021-10-25 | 엘지디스플레이 주식회사 | 유기 발광 표시 장치 |
KR102393315B1 (ko) * | 2015-09-30 | 2022-04-29 | 엘지디스플레이 주식회사 | 디스플레이 장치 |
KR102468198B1 (ko) * | 2015-12-31 | 2022-11-17 | 엘지디스플레이 주식회사 | 패드부 전극 구조 및 이를 갖는 표시 장치 |
JP6663249B2 (ja) * | 2016-02-26 | 2020-03-11 | 株式会社ジャパンディスプレイ | 表示装置 |
TWI740908B (zh) * | 2016-03-11 | 2021-10-01 | 南韓商三星顯示器有限公司 | 顯示設備 |
KR102654925B1 (ko) * | 2016-06-21 | 2024-04-05 | 삼성디스플레이 주식회사 | 디스플레이 장치 및 이의 제조 방법 |
KR101951939B1 (ko) * | 2016-08-26 | 2019-02-25 | 엘지디스플레이 주식회사 | 표시장치 |
KR102658923B1 (ko) * | 2016-09-12 | 2024-04-18 | 삼성전자주식회사 | 반도체 장치 및 반도체 패키지 |
KR102438256B1 (ko) * | 2017-06-07 | 2022-08-30 | 엘지디스플레이 주식회사 | 터치 스크린을 갖는 유기 발광 표시 장치 및 이의 제조 방법 |
KR102408164B1 (ko) * | 2017-10-31 | 2022-06-10 | 엘지디스플레이 주식회사 | 표시 장치 및 그의 제조방법 |
JP7109982B2 (ja) * | 2018-04-27 | 2022-08-01 | 株式会社ジャパンディスプレイ | 表示装置 |
US11581386B2 (en) * | 2020-06-24 | 2023-02-14 | Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Display panel and display device |
-
2019
- 2019-07-12 KR KR1020190084765A patent/KR20210008277A/ko active Pending
-
2020
- 2020-06-26 US US17/626,198 patent/US20220278088A1/en active Pending
- 2020-06-26 CN CN202080051032.8A patent/CN114097091A/zh active Pending
- 2020-06-26 JP JP2022501069A patent/JP7619999B2/ja active Active
- 2020-06-26 EP EP20840013.5A patent/EP3998636A4/en active Pending
- 2020-06-26 WO PCT/KR2020/008404 patent/WO2021010616A1/ko unknown
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005070360A (ja) | 2003-08-22 | 2005-03-17 | Sony Corp | 電気回路基板 |
JP2008116795A (ja) | 2006-11-07 | 2008-05-22 | Mitsubishi Electric Corp | 表示装置 |
JP2008277646A (ja) | 2007-05-02 | 2008-11-13 | Epson Imaging Devices Corp | 電気光学装置用基板、実装構造体及び電子機器 |
JP2009162888A (ja) | 2007-12-28 | 2009-07-23 | Kyocera Corp | 半導体素子の実装構造体および画像表示装置 |
CN105739198A (zh) | 2014-12-24 | 2016-07-06 | 乐金显示有限公司 | 用于显示装置的阵列基板及显示装置 |
US20160197097A1 (en) | 2015-01-02 | 2016-07-07 | Samsung Display Co., Ltd. | Display device |
US20180061748A1 (en) | 2016-08-24 | 2018-03-01 | Samsung Display Co., Ltd. | Semiconductor chip, display panel, and electronic device |
US20180068931A1 (en) | 2016-09-02 | 2018-03-08 | Samsung Display Co., Ltd. | Semiconductor chip, electronic device including the same, and method of connecting the semiconductor chip to the electronic device |
Also Published As
Publication number | Publication date |
---|---|
EP3998636A4 (en) | 2023-08-30 |
EP3998636A1 (en) | 2022-05-18 |
US20220278088A1 (en) | 2022-09-01 |
JP2022540193A (ja) | 2022-09-14 |
CN114097091A (zh) | 2022-02-25 |
WO2021010616A1 (ko) | 2021-01-21 |
KR20210008277A (ko) | 2021-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102603403B1 (ko) | 표시 장치 | |
CN111463234B (zh) | 显示装置、显示面板及印刷电路板 | |
KR20200102622A (ko) | 표시 장치 | |
CN111694194B (zh) | 显示装置 | |
US20230301150A1 (en) | Display device | |
JP7619999B2 (ja) | 表示パネル、表示装置および表示装置の製造方法 | |
CN113314544A (zh) | 显示设备 | |
CN111668257B (zh) | 显示装置 | |
CN112445034B (zh) | 显示设备 | |
CN111885821B (zh) | 具有各向异性导电膜的显示设备及印刷电路板 | |
CN112771675A (zh) | 显示装置 | |
CN111915985B (zh) | 显示装置及制造显示装置的方法 | |
CN114171554A (zh) | 显示装置及其制造方法 | |
CN107665873B (zh) | 集成电路芯片及包括其的显示设备 | |
US11825600B2 (en) | Printed circuit board, display device, and manufacturing method of display device | |
KR102828509B1 (ko) | 표시 장치 및 이의 제조 방법 | |
KR20210027704A (ko) | 표시 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20230626 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230703 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20240327 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20240402 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240702 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20240730 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20241030 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20241210 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20250109 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7619999 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |