JP6232697B2 - パワーモジュール - Google Patents
パワーモジュール Download PDFInfo
- Publication number
- JP6232697B2 JP6232697B2 JP2012246741A JP2012246741A JP6232697B2 JP 6232697 B2 JP6232697 B2 JP 6232697B2 JP 2012246741 A JP2012246741 A JP 2012246741A JP 2012246741 A JP2012246741 A JP 2012246741A JP 6232697 B2 JP6232697 B2 JP 6232697B2
- Authority
- JP
- Japan
- Prior art keywords
- solder
- insulating substrate
- power module
- metal layer
- solder layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 229910000679 solder Inorganic materials 0.000 claims description 137
- 239000000758 substrate Substances 0.000 claims description 78
- 229910052751 metal Inorganic materials 0.000 claims description 67
- 239000002184 metal Substances 0.000 claims description 67
- 230000017525 heat dissipation Effects 0.000 claims description 29
- 239000004065 semiconductor Substances 0.000 claims description 28
- 230000002093 peripheral effect Effects 0.000 claims description 5
- 239000000919 ceramic Substances 0.000 description 13
- 239000003566 sealing material Substances 0.000 description 9
- 239000011800 void material Substances 0.000 description 8
- 238000012986 modification Methods 0.000 description 7
- 230000004048 modification Effects 0.000 description 7
- 238000001816 cooling Methods 0.000 description 6
- 239000006071 cream Substances 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 229910000838 Al alloy Inorganic materials 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910000881 Cu alloy Inorganic materials 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000035882 stress Effects 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 230000008646 thermal stress Effects 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 239000004519 grease Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
Fs = γs×Ls = 0.470×0.408 = 0.192N
である。絶縁基板(12)等(半田層(32)の上にある半導体素子(24)等を含む)の質量(Mb)は15.4g、重力加速度(g)は9.8m/s2であるので、絶縁基板(12)等による荷重(Fb)は、
Fb = Mb×g = 0.0154×9.8 = 0.1509N
荷重(Fb)に対する表面張力(Fs)の比(R)は、
R = Fs/Fb = 0.192/0.1509 = 1.27
表面張力(Fs)が荷重(Fb)より大きいので、半田層(32)の上にある絶縁基板(12)等は、基本的には半田層(32)に沈まない。
Fs0 = γs×Ls0 = 0.470×0.188 = 0.0884N
である。半田層(32)の上にある絶縁基板(12)等による荷重(Fb)は、上述のように0.1509Nであるので、荷重(Fb)に対する表面張力(Fs0)の比(R0)は、
R0 = Fs0/Fb = 0.0884/0.1509 = 0.586
表面張力(Fs0)が荷重(Fb)より小さいので、半田層(32)の上にある絶縁基板(12)等は、半田層(32)に沈んでしまい、図5のように、放熱部材(42)に対して傾くことが多い。絶縁基板(12)等が傾くと、つまり、絶縁基板(12)と放熱部材(42)とが成す角度(θ)が大きくなると、半田層(32)の厚さの最小値(TN)が小さくなる。
14 金属層(第1金属層)
16 金属層(第2金属層)
24 半導体素子
32 半田層
34,36 ソルダーレジスト
42 放熱部材
74 貫通孔
Claims (7)
- 絶縁基板(12)と、
前記絶縁基板(12)の一方の面に搭載された半導体素子(24)と、
前記絶縁基板(12)の他方の面に形成された第1金属層(14)と、
放熱部材(42)と、
前記放熱部材(42)と前記第1金属層(14)とを接合する半田層(32)とを備え、
前記半田層(32)の、前記第1金属層(14)と接する領域の周囲長の総計は、前記絶縁基板(12)の前記他方の面の周囲長より長く、
前記絶縁基板(12)は、平面視において、前記半田層(32)の領域以外の領域で貫通孔(74)を有し、
前記貫通孔(74)は、前記半導体素子(24)では覆われていない
パワーモジュール。 - 請求項1に記載のパワーモジュールにおいて、
前記半田層(32)の領域は、複数の領域に分割されている
パワーモジュール。 - 請求項2に記載のパワーモジュールにおいて、
前記複数の領域の一部は、前記絶縁基板(12)の周辺部に対応する位置に設けられている
パワーモジュール。 - 請求項1に記載のパワーモジュールにおいて、
前記半田層(32)の領域は、前記半導体素子(24)の直下の領域の全体を含む
パワーモジュール。 - 請求項1に記載のパワーモジュールにおいて、
前記第1金属層(14)又は前記放熱部材(42)の互いに対向する面の少なくとも一方には、平面視において、前記半田層(32)の領域以外の領域でソルダーレジスト(34,36)が塗布されている
パワーモジュール。 - 請求項1に記載のパワーモジュールにおいて、
前記第1金属層(14)は、平面視において、前記半田層(32)の領域の形状と略同一の形状を有する
パワーモジュール。 - 請求項1記載のパワーモジュールにおいて、
前記絶縁基板(12)の前記一方の面に第2金属層(16)を更に有し、
前記第2金属層(16)は、平面視において、前記半田層(32)の領域以外の領域で貫通孔(74)を有し、
前記貫通孔(74)は、前記半導体素子(24)では覆われていない
パワーモジュール。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012246741A JP6232697B2 (ja) | 2012-11-08 | 2012-11-08 | パワーモジュール |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012246741A JP6232697B2 (ja) | 2012-11-08 | 2012-11-08 | パワーモジュール |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2014096461A JP2014096461A (ja) | 2014-05-22 |
JP6232697B2 true JP6232697B2 (ja) | 2017-11-22 |
Family
ID=50939320
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012246741A Expired - Fee Related JP6232697B2 (ja) | 2012-11-08 | 2012-11-08 | パワーモジュール |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP6232697B2 (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE112019002287T5 (de) * | 2018-12-10 | 2021-02-04 | Fuji Electric Co., Ltd. | Halbleitervorrichtung |
JP7120083B2 (ja) | 2019-03-06 | 2022-08-17 | 株式会社デンソー | 半導体装置 |
EP4131365A4 (en) * | 2020-03-27 | 2024-05-01 | Kyocera Corporation | Electronic component mounting substrate and electronic device |
JPWO2023195325A1 (ja) * | 2022-04-04 | 2023-10-12 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH088372A (ja) * | 1994-06-23 | 1996-01-12 | Toshiba Corp | 放熱装置 |
JPH08274228A (ja) * | 1995-03-29 | 1996-10-18 | Origin Electric Co Ltd | 半導体搭載基板、電力用半導体装置及び電子回路装置 |
JPH0982844A (ja) * | 1995-09-20 | 1997-03-28 | Mitsubishi Electric Corp | 半導体モジュール基板及びその製造方法 |
JP2003258415A (ja) * | 2002-02-28 | 2003-09-12 | Hitachi Unisia Automotive Ltd | 回路基板装置 |
JP4124040B2 (ja) * | 2002-08-13 | 2008-07-23 | 富士電機デバイステクノロジー株式会社 | 半導体装置 |
JP4214880B2 (ja) * | 2003-10-02 | 2009-01-28 | 富士電機デバイステクノロジー株式会社 | 半導体装置 |
JP4832419B2 (ja) * | 2007-12-25 | 2011-12-07 | トヨタ自動車株式会社 | 半導体モジュール |
JP5104652B2 (ja) * | 2008-08-25 | 2012-12-19 | 富士電機株式会社 | 半導体装置の製造方法 |
-
2012
- 2012-11-08 JP JP2012246741A patent/JP6232697B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2014096461A (ja) | 2014-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5900620B2 (ja) | 半導体装置 | |
WO2012157584A1 (ja) | 半導体装置とその製造方法 | |
JP6370257B2 (ja) | 半導体装置 | |
JP5306171B2 (ja) | 半導体装置 | |
US20140042609A1 (en) | Semiconductor device and method of manufacturing the same | |
JP6391527B2 (ja) | パワー半導体モジュール | |
JP4989552B2 (ja) | 電子部品 | |
JP6849660B2 (ja) | 半導体装置 | |
US20140151891A1 (en) | Semiconductor package | |
JP6232697B2 (ja) | パワーモジュール | |
JP6293043B2 (ja) | 半導体モジュール | |
JP6314731B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
WO2018168591A1 (ja) | モジュール | |
JP2004253738A (ja) | パッケージ基板及びフリップチップ型半導体装置 | |
JP6048238B2 (ja) | 電子装置 | |
JP6200759B2 (ja) | 半導体装置およびその製造方法 | |
JP2014187264A (ja) | 半導体装置 | |
JP6907671B2 (ja) | 半導体装置 | |
JP5693395B2 (ja) | 半導体装置 | |
JP4992302B2 (ja) | パワー半導体モジュール | |
JP7156155B2 (ja) | 半導体モジュール | |
JP2014041876A (ja) | 電力用半導体装置 | |
JP5268994B2 (ja) | 半導体モジュールとその製造方法 | |
JP6320347B2 (ja) | 半導体装置 | |
US20240274490A1 (en) | Semiconductor module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150925 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160711 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160719 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160916 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170221 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170413 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170926 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171009 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6232697 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
LAPS | Cancellation because of no payment of annual fees |