JP5659234B2 - 部品内蔵基板 - Google Patents
部品内蔵基板 Download PDFInfo
- Publication number
- JP5659234B2 JP5659234B2 JP2012532818A JP2012532818A JP5659234B2 JP 5659234 B2 JP5659234 B2 JP 5659234B2 JP 2012532818 A JP2012532818 A JP 2012532818A JP 2012532818 A JP2012532818 A JP 2012532818A JP 5659234 B2 JP5659234 B2 JP 5659234B2
- Authority
- JP
- Japan
- Prior art keywords
- component
- pad
- conductive
- insulating base
- conductor pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Description
また、好ましくは、前記接続端子は前記部品の両端部に設けられ、前記パッドユニットはパッド対として前記導電パッドが対向して配設されていることを特徴としている。
また、前記接合材は半田であり、前記スペーサはソルダレジストであることを特徴としている。
まず、図3に示すように、支持板11上に導電層12を形成する。支持板11は、例えばSUS板である。導電層2は、例えば銅めっき等からなる銅薄膜である。次に、図4に示すように、導電層12上に上述した導電パッド4を載置する。導電パッド4が金めっきパッドである場合、この導電パッド4は、銅製のパッドにソフトエッチングを施し、その後、ニッケル厚1μm〜10μm(好ましくは5μm)、金厚0.01μm〜1μm(好ましくは0.03μm)の金めっき処理を施して形成される。ソフトエッチングされることにより、導電パッド4の表面は表面粗さ(Rz)で表わすと0μm〜1.5μmとなるので、平坦に形成される。なお、金めっきパッド7の表面を平坦化処理する方法として、マイクロエッチング又は酸洗浄又はプラズマエッチングを用いてもよい。
2 絶縁基材
3 部品
4 導電パッド
4a 部品実装面(一方の面)
4b パターン形成面(他方の面)
5 接続端子
6 接合材
7 導体パターン
8 パッド対
9 配線部
10 スペーサ
11 支持板
12 導電層
12a 粗面
Claims (6)
- 板形状に形成された樹脂製の絶縁基材と、
該絶縁基材内に埋設された複数の電子又は電気的な部品と、
該部品が接合材を介して一方の面に実装され、前記一方の面及び周側面が前記絶縁基材に覆われた金からなる板状の導電パッドと、
該導電パッドの他方の面に形成され、前記他方の面の外縁より内側に形成されている銅からなる導体パターンと、
前記導電パッドは、前記部品に設けられた複数の接続端子に対し前記接合材を介して電気的に接続され、前記導体パターンの形成時におけるエッチングレジストとして機能することを特徴とする部品内蔵基板。 - 前記導体パターンは、前記他方の面の一部を露出させて形成されていることを特徴とする請求項1に記載の部品内蔵基板。
- 各接続端子に接続されたそれぞれの前記導電パッドでパッドユニットが形成され、
隣り合う前記パッドユニット間には前記絶縁基材のみが介在していることを特徴とする請求項1に記載の部品内蔵基板。 - 前記接続端子は前記部品の両端部に設けられ、前記パッドユニットはパッド対として前記導電パッドが対向して配設されていることを特徴とする請求項3に記載の部品内蔵基板。
- 前記パッド対を形成する前記導電パッド間に前記部品と前記絶縁基材の表面との間隔を保持するためのスペーサが設けられていることを特徴とする請求項4に記載の部品内蔵基板。
- 前記接合材は半田であり、前記スペーサはソルダレジストであることを特徴とする請求項5に記載の部品内蔵基板。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2010/065626 WO2012032654A1 (ja) | 2010-09-10 | 2010-09-10 | 部品内蔵基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2012032654A1 JPWO2012032654A1 (ja) | 2013-12-12 |
JP5659234B2 true JP5659234B2 (ja) | 2015-01-28 |
Family
ID=45810274
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012532818A Expired - Fee Related JP5659234B2 (ja) | 2010-09-10 | 2010-09-10 | 部品内蔵基板 |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP5659234B2 (ja) |
KR (1) | KR101713640B1 (ja) |
CN (1) | CN103098565B (ja) |
TW (1) | TWI539870B (ja) |
WO (1) | WO2012032654A1 (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2897447A4 (en) * | 2012-09-11 | 2016-05-25 | Meiko Electronics Co Ltd | METHOD FOR PRODUCING A SUBSTRATE WITH AN EMBEDDED COMPONENT AND SUBSTRATE PRODUCED IN THIS METHOD WITH AN EMBEDDED COMPONENT |
WO2014041602A1 (ja) * | 2012-09-11 | 2014-03-20 | 株式会社メイコー | 部品内蔵基板の製造方法及びこれを用いた部品内蔵基板 |
KR102281458B1 (ko) * | 2014-06-23 | 2021-07-27 | 삼성전기주식회사 | 소자 내장형 인쇄회로기판, 반도체 패키지 및 그 제조방법 |
US20220312591A1 (en) * | 2021-03-26 | 2022-09-29 | Juniper Networks, Inc. | Substrate with conductive pads and conductive layers |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10308573A (ja) * | 1997-05-02 | 1998-11-17 | Nec Corp | プリント配線板 |
JP2003031730A (ja) * | 2001-05-11 | 2003-01-31 | Hitachi Ltd | 半導体装置の製造方法 |
WO2009001621A1 (ja) * | 2007-06-26 | 2008-12-31 | Murata Manufacturing Co., Ltd. | 部品内蔵基板の製造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006324567A (ja) * | 2005-05-20 | 2006-11-30 | Matsushita Electric Ind Co Ltd | 部品内蔵基板とその製造方法 |
JP4874305B2 (ja) | 2008-07-22 | 2012-02-15 | 株式会社メイコー | 電気・電子部品内蔵回路基板とその製造方法 |
-
2010
- 2010-09-10 WO PCT/JP2010/065626 patent/WO2012032654A1/ja active Application Filing
- 2010-09-10 JP JP2012532818A patent/JP5659234B2/ja not_active Expired - Fee Related
- 2010-09-10 CN CN201080069036.5A patent/CN103098565B/zh not_active Expired - Fee Related
- 2010-09-10 KR KR1020137006798A patent/KR101713640B1/ko not_active Expired - Fee Related
-
2011
- 2011-08-17 TW TW100129324A patent/TWI539870B/zh not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10308573A (ja) * | 1997-05-02 | 1998-11-17 | Nec Corp | プリント配線板 |
JP2003031730A (ja) * | 2001-05-11 | 2003-01-31 | Hitachi Ltd | 半導体装置の製造方法 |
WO2009001621A1 (ja) * | 2007-06-26 | 2008-12-31 | Murata Manufacturing Co., Ltd. | 部品内蔵基板の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2012032654A1 (ja) | 2012-03-15 |
JPWO2012032654A1 (ja) | 2013-12-12 |
TW201216793A (en) | 2012-04-16 |
TWI539870B (zh) | 2016-06-21 |
KR20140006771A (ko) | 2014-01-16 |
CN103098565B (zh) | 2016-08-03 |
CN103098565A (zh) | 2013-05-08 |
KR101713640B1 (ko) | 2017-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8893380B2 (en) | Method of manufacturing a chip embedded printed circuit board | |
US20170047230A1 (en) | Fabrication method of packaging substrate | |
TW201448692A (zh) | 埋入式高密度互連印刷電路板及其製作方法 | |
KR20160099934A (ko) | 리지드-플렉시블 기판 및 그 제조방법 | |
JP2008124247A (ja) | 部品内蔵基板及びその製造方法 | |
JP5659234B2 (ja) | 部品内蔵基板 | |
US8674232B2 (en) | Device-embedded flexible printed circuit board and manufacturing method thereof | |
KR101905879B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
TW201429326A (zh) | 具有內埋元件的電路板、其製作方法及封裝結構 | |
JP6084283B2 (ja) | 部品内蔵基板及びその製造方法 | |
KR101669534B1 (ko) | 범프를 구비한 회로기판 및 그 제조 방법 | |
JP5367306B2 (ja) | セラミック部品の製造方法 | |
TW201138582A (en) | Substrate with built-in components, multilayer substrate using the same, and manufacturing method of substrate with built-in components | |
WO2011132274A1 (ja) | 部品内蔵基板及びこれを用いた多層基板並びに部品内蔵基板の製造方法 | |
JP2014232812A (ja) | プリント配線板およびその製造方法 | |
JP2009130095A (ja) | 部品内蔵配線板、部品内蔵配線板の製造方法 | |
KR20140148111A (ko) | 경연성 인쇄회로기판 및 그 제조방법 | |
KR20140025824A (ko) | 전자 칩이 내장된 회로기판의 제조 방법 | |
JP2007324232A (ja) | Bga型多層配線板及びbga型半導体パッケージ | |
KR101154352B1 (ko) | 임베디드 인쇄회로기판용 부재 및 그 제조 방법 및 임베디드 인쇄회로기판용 부재를 이용한 임베디드 인쇄회로기판 제조 방법 | |
JP2008130618A (ja) | 多層配線基板 | |
JP2008227290A (ja) | 部品内蔵配線基板、配線基板内蔵用部品 | |
WO2011135670A1 (ja) | 部品内蔵基板の製造方法及びこれを用いた部品内蔵基板 | |
KR100972050B1 (ko) | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 | |
TW201316856A (zh) | 內藏元件之基板及其製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140108 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140224 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140702 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140908 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20140918 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141119 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141201 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5659234 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |