JP4955935B2 - 貫通孔形成方法および半導体装置の製造方法 - Google Patents
貫通孔形成方法および半導体装置の製造方法 Download PDFInfo
- Publication number
- JP4955935B2 JP4955935B2 JP2005141086A JP2005141086A JP4955935B2 JP 4955935 B2 JP4955935 B2 JP 4955935B2 JP 2005141086 A JP2005141086 A JP 2005141086A JP 2005141086 A JP2005141086 A JP 2005141086A JP 4955935 B2 JP4955935 B2 JP 4955935B2
- Authority
- JP
- Japan
- Prior art keywords
- hole
- silicon substrate
- crystal plane
- etching
- opening
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 46
- 238000000034 method Methods 0.000 title claims description 38
- 238000004519 manufacturing process Methods 0.000 title claims description 10
- 239000000758 substrate Substances 0.000 claims description 108
- 239000013078 crystal Substances 0.000 claims description 93
- 229910052710 silicon Inorganic materials 0.000 claims description 84
- 239000010703 silicon Substances 0.000 claims description 84
- 238000005530 etching Methods 0.000 claims description 60
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 40
- 230000001681 protective effect Effects 0.000 claims description 22
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 claims description 22
- 239000007864 aqueous solution Substances 0.000 claims description 10
- 230000000149 penetrating effect Effects 0.000 claims description 5
- 230000001678 irradiating effect Effects 0.000 claims description 4
- 238000001039 wet etching Methods 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 29
- 238000012545 processing Methods 0.000 description 17
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 11
- 238000007747 plating Methods 0.000 description 11
- 239000011241 protective layer Substances 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 7
- 239000000463 material Substances 0.000 description 5
- 239000003566 sealing material Substances 0.000 description 5
- 238000000347 anisotropic wet etching Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000007639 printing Methods 0.000 description 4
- 238000003672 processing method Methods 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 239000007791 liquid phase Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000007789 sealing Methods 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000004070 electrodeposition Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- UCKMPCXJQFINFW-UHFFFAOYSA-N Sulphide Chemical compound [S-2] UCKMPCXJQFINFW-UHFFFAOYSA-N 0.000 description 1
- 229910009372 YVO4 Inorganic materials 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000002048 anodisation reaction Methods 0.000 description 1
- 150000001463 antimony compounds Chemical class 0.000 description 1
- 150000001495 arsenic compounds Chemical class 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- CNQCVBJFEGMYDW-UHFFFAOYSA-N lawrencium atom Chemical compound [Lr] CNQCVBJFEGMYDW-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- -1 phosphorus compound Chemical class 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 239000011669 selenium Substances 0.000 description 1
- 150000003346 selenoethers Chemical class 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- XSOKHXFFCGXDJZ-UHFFFAOYSA-N telluride(2-) Chemical compound [Te-2] XSOKHXFFCGXDJZ-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
Description
101 {100}シリコン基板
102 能動素子
103 絶縁膜
104 配線部
105 貫通孔
106 絶縁層
107 導電層
108 封止材
109 保護層
110 外部接続電極
111 開口部
Claims (2)
- 表面の結晶方位が{100}結晶面のシリコン基板の表面に、保護膜を形成し、
前記{100}結晶面のシリコン基板の表面の{111}結晶面の境界線に沿って、前記シリコン基板の表面から前記保護膜を除去して前記シリコン基板を露出させた四角形状の開口部を形成し、
前記開口部にレーザを照射して前記シリコン基板を貫通する貫通孔を形成し、
前記貫通孔を、TMAH水溶液を用いたウェットエッチングによって、前記貫通孔の断面形状が四角形状となるように拡大し、
前記貫通孔の断面形状の対角線が、前記開口部の四角形状の一辺の長さと等しくなる前に前記エッチングを終了することを特徴とする貫通孔形成方法。 - 貫通孔により表裏面が電気的に接続されている半導体装置の製造方法において、表面の結晶方位が{100}結晶面のシリコン基板の表面に、保護膜を形成し、
前記{100}結晶面のシリコン基板の表面の{111}結晶面の境界線に沿って、前記シリコン基板の表面から前記保護膜を除去して前記シリコン基板を露出させた四角形状の開口部を形成し、
前記開口部にレーザを照射して前記シリコン基板を貫通する貫通孔を形成し、
前記貫通孔を、TMAH水溶液を用いたウェットエッチングによって、前記貫通孔の断面形状が四角形状となるように拡大し、
前記貫通孔の断面形状の対角線が、前記開口部の四角形状の一辺の長さと等しくなる前に前記エッチングを終了し、
前記貫通孔の内側表面に絶縁層を形成し、前記絶縁層の内側表面に導電層を形成することで、前記シリコン基板の表裏面を電気的に接続することを特徴とする半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005141086A JP4955935B2 (ja) | 2004-05-25 | 2005-05-13 | 貫通孔形成方法および半導体装置の製造方法 |
US11/134,427 US7279776B2 (en) | 2004-05-25 | 2005-05-23 | Method of manufacturing semiconductor device and semiconductor device |
US11/844,822 US7821105B2 (en) | 2004-05-25 | 2007-08-24 | Method of manufacturing semiconductor device and semiconductor device |
US11/844,811 US7713872B2 (en) | 2004-05-25 | 2007-08-24 | Method of manufacturing semiconductor device and semiconductor device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004154836 | 2004-05-25 | ||
JP2004154836 | 2004-05-25 | ||
JP2005141086A JP4955935B2 (ja) | 2004-05-25 | 2005-05-13 | 貫通孔形成方法および半導体装置の製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2006013454A JP2006013454A (ja) | 2006-01-12 |
JP2006013454A5 JP2006013454A5 (ja) | 2008-06-26 |
JP4955935B2 true JP4955935B2 (ja) | 2012-06-20 |
Family
ID=35425939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005141086A Expired - Fee Related JP4955935B2 (ja) | 2004-05-25 | 2005-05-13 | 貫通孔形成方法および半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (3) | US7279776B2 (ja) |
JP (1) | JP4955935B2 (ja) |
Families Citing this family (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
JP4955935B2 (ja) * | 2004-05-25 | 2012-06-20 | キヤノン株式会社 | 貫通孔形成方法および半導体装置の製造方法 |
SG120200A1 (en) | 2004-08-27 | 2006-03-28 | Micron Technology Inc | Slanted vias for electrical circuits on circuit boards and other substrates |
US8278738B2 (en) * | 2005-02-17 | 2012-10-02 | Sharp Kabushiki Kaisha | Method of producing semiconductor device and semiconductor device |
US20060281303A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Tack & fuse chip bonding |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7969015B2 (en) * | 2005-06-14 | 2011-06-28 | Cufer Asset Ltd. L.L.C. | Inverse chip connector |
US7786592B2 (en) * | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US7838997B2 (en) * | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7215032B2 (en) * | 2005-06-14 | 2007-05-08 | Cubic Wafer, Inc. | Triaxial through-chip connection |
US7687400B2 (en) * | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US7851348B2 (en) * | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US20060278996A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Active packaging |
US8456015B2 (en) * | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US20070045120A1 (en) * | 2005-09-01 | 2007-03-01 | Micron Technology, Inc. | Methods and apparatus for filling features in microfeature workpieces |
US7262134B2 (en) | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7863187B2 (en) * | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US8154105B2 (en) * | 2005-09-22 | 2012-04-10 | International Rectifier Corporation | Flip chip semiconductor device and process of its manufacture |
US8138075B1 (en) | 2006-02-06 | 2012-03-20 | Eberlein Dietmar C | Systems and methods for the manufacture of flat panel devices |
JP2007258233A (ja) * | 2006-03-20 | 2007-10-04 | Oki Electric Ind Co Ltd | 半導体装置の製造方法、半導体装置および回路基板 |
US7749899B2 (en) * | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US20070281460A1 (en) * | 2006-06-06 | 2007-12-06 | Cubic Wafer, Inc. | Front-end processed wafer having through-chip connections |
US7687397B2 (en) * | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US7629249B2 (en) | 2006-08-28 | 2009-12-08 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US7902643B2 (en) * | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
JP2008066481A (ja) * | 2006-09-06 | 2008-03-21 | Shinko Electric Ind Co Ltd | パッケージ、半導体装置、パッケージの製造方法及び半導体装置の製造方法 |
US7670874B2 (en) * | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
DE102007019552B4 (de) * | 2007-04-25 | 2009-12-17 | Infineon Technologies Ag | Verfahren zur Herstellung eines Substrats mit Durchführung sowie Substrat und Halbleitermodul mit Durchführung |
US7825517B2 (en) * | 2007-07-16 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for packaging semiconductor dies having through-silicon vias |
SG150410A1 (en) | 2007-08-31 | 2009-03-30 | Micron Technology Inc | Partitioned through-layer via and associated systems and methods |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
KR101002680B1 (ko) * | 2008-10-21 | 2010-12-21 | 삼성전기주식회사 | 반도체 패키지 및 그 제조 방법 |
US8330256B2 (en) * | 2008-11-18 | 2012-12-11 | Seiko Epson Corporation | Semiconductor device having through electrodes, a manufacturing method thereof, and an electronic apparatus |
DE102008054765A1 (de) * | 2008-12-16 | 2010-06-24 | Robert Bosch Gmbh | Bauteil mit einer Durchkontaktierung und ein Verfahren zur Herstellung eines solchen Bauteils |
JP5330863B2 (ja) * | 2009-03-04 | 2013-10-30 | パナソニック株式会社 | 半導体装置の製造方法 |
JP5106460B2 (ja) * | 2009-03-26 | 2012-12-26 | 新光電気工業株式会社 | 半導体装置及びその製造方法、並びに電子装置 |
US8062975B2 (en) | 2009-04-16 | 2011-11-22 | Freescale Semiconductor, Inc. | Through substrate vias |
DE102010029760B4 (de) * | 2010-06-07 | 2019-02-21 | Robert Bosch Gmbh | Bauelement mit einer Durchkontaktierung und Verfahren zu seiner Herstellung |
JP5730654B2 (ja) * | 2010-06-24 | 2015-06-10 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
CN103026486B (zh) * | 2010-07-26 | 2016-08-03 | 浜松光子学株式会社 | 中介物的制造方法 |
JP2012256679A (ja) | 2011-06-08 | 2012-12-27 | Elpida Memory Inc | 半導体装置及びその製造方法 |
JP2013161910A (ja) * | 2012-02-03 | 2013-08-19 | Osaka Prefecture Univ | 半導体装置の製造方法、半導体装置、赤外線センサの製造方法および赤外線センサ |
US20140151895A1 (en) * | 2012-12-05 | 2014-06-05 | Texas Instruments Incorporated | Die having through-substrate vias with deformation protected tips |
JP6033130B2 (ja) * | 2013-03-13 | 2016-11-30 | 新光電気工業株式会社 | プローブガイド板及びその製造方法 |
JP6235785B2 (ja) * | 2013-03-18 | 2017-11-22 | 日本電子材料株式会社 | プローブカード用ガイド板およびプローブカード用ガイド板の製造方法 |
JP2015002299A (ja) * | 2013-06-17 | 2015-01-05 | 株式会社ザイキューブ | 漏斗状の貫通電極およびその製造方法 |
JP7230650B2 (ja) * | 2019-04-05 | 2023-03-01 | Tdk株式会社 | 無機材料基板の加工方法、デバイス、およびデバイスの製造方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4961821A (en) * | 1989-11-22 | 1990-10-09 | Xerox Corporation | Ode through holes and butt edges without edge dicing |
JPH03253025A (ja) * | 1990-03-02 | 1991-11-12 | Nippon Telegr & Teleph Corp <Ntt> | 加工基板及びシリコン異方性エッチング方法 |
JPH04299872A (ja) * | 1991-03-28 | 1992-10-23 | Yokogawa Electric Corp | シリコンダイアフラムの形成方法 |
JPH05243207A (ja) * | 1991-05-13 | 1993-09-21 | Jeol Ltd | シリコンウエハーの加工方法 |
JP2000246474A (ja) * | 1999-02-25 | 2000-09-12 | Seiko Epson Corp | レーザ光による加工方法 |
CN1200793C (zh) * | 1999-02-25 | 2005-05-11 | 精工爱普生株式会社 | 利用激光加工被加工物的方法 |
JP2001135785A (ja) * | 1999-11-08 | 2001-05-18 | Seiko Epson Corp | 半導体チップ、マルチチップパッケージ、半導体装置、および電子機器、並びにこれらの製造方法 |
JP3736607B2 (ja) * | 2000-01-21 | 2006-01-18 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
JP3879816B2 (ja) * | 2000-06-02 | 2007-02-14 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、積層型半導体装置、回路基板並びに電子機器 |
JP2002094082A (ja) * | 2000-07-11 | 2002-03-29 | Seiko Epson Corp | 光素子及びその製造方法並びに電子機器 |
JP3669487B2 (ja) * | 2001-01-19 | 2005-07-06 | 株式会社フジクラ | 光励起電解研磨法による貫通孔形成方法 |
JP2002359347A (ja) * | 2001-03-28 | 2002-12-13 | Seiko Epson Corp | 半導体装置及びその製造方法、回路基板並びに電子機器 |
US7494925B2 (en) * | 2004-02-23 | 2009-02-24 | Micron Technology, Inc. | Method for making through-hole conductors for semiconductor substrates |
JP4955935B2 (ja) | 2004-05-25 | 2012-06-20 | キヤノン株式会社 | 貫通孔形成方法および半導体装置の製造方法 |
-
2005
- 2005-05-13 JP JP2005141086A patent/JP4955935B2/ja not_active Expired - Fee Related
- 2005-05-23 US US11/134,427 patent/US7279776B2/en not_active Expired - Fee Related
-
2007
- 2007-08-24 US US11/844,811 patent/US7713872B2/en not_active Expired - Fee Related
- 2007-08-24 US US11/844,822 patent/US7821105B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US7821105B2 (en) | 2010-10-26 |
US20050266687A1 (en) | 2005-12-01 |
US20080003817A1 (en) | 2008-01-03 |
US7279776B2 (en) | 2007-10-09 |
JP2006013454A (ja) | 2006-01-12 |
US7713872B2 (en) | 2010-05-11 |
US20080001299A1 (en) | 2008-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4955935B2 (ja) | 貫通孔形成方法および半導体装置の製造方法 | |
JP4323303B2 (ja) | 基板の製造方法 | |
US7659194B2 (en) | High reliability multilayer circuit substrates and methods for their formation | |
JPH04290232A (ja) | 溝埋込み配線形成方法 | |
TWI534068B (zh) | 製造構件的方法與製造構件裝置的方法,以及構件和構件裝置 | |
US8012773B2 (en) | Method for manufacturing liquid discharge head | |
JP5046819B2 (ja) | スルーホールの形成方法およびインクジェットヘッド | |
JP4069028B2 (ja) | 貫通電極付き基板、その製造方法及び電子デバイス | |
US6875365B2 (en) | Method for producing liquid discharge head | |
US6818138B2 (en) | Slotted substrate and slotting process | |
JP4795102B2 (ja) | 配線基板およびその製造方法 | |
JP4217434B2 (ja) | スルーホールの形成方法及びこれを用いたインクジェットヘッド | |
US6524949B2 (en) | Method of forming low-resistance contact electrodes in semiconductor devices | |
JP4285604B2 (ja) | 貫通電極付き基板、その製造方法及び電子デバイス | |
JP2004119593A (ja) | 半導体装置の製造方法 | |
JP2751181B2 (ja) | 半導体装置の製法 | |
TWI781384B (zh) | 對氧化矽-氮化矽-氧化矽堆疊進行圖案化的方法及由其形成的結構 | |
JP5407316B2 (ja) | 半導体装置の製造方法 | |
JP5274694B2 (ja) | スルーホールの形成方法、インクジェットヘッド及びシリコン基板 | |
JP2006224603A (ja) | インクジェット記録ヘッド | |
JP2006216747A (ja) | 貫通電極の製造方法および構造 | |
JP2005144850A (ja) | インクジェット記録ヘッドの製造方法 | |
JP2809062B2 (ja) | 半導体装置及びその製造方法 | |
KR20230115936A (ko) | 모놀리식 적층 소자용 웨이퍼의 제조 방법 및 모놀리식 적층 소자용 접합 웨이퍼 | |
JP2001063072A (ja) | インクジェットヘッドの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080513 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080513 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20100201 |
|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20100630 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110608 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110628 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110822 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110920 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111121 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120313 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120316 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150323 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |