[go: up one dir, main page]

JP2006073879A - Detection resistor mounting board - Google Patents

Detection resistor mounting board Download PDF

Info

Publication number
JP2006073879A
JP2006073879A JP2004257208A JP2004257208A JP2006073879A JP 2006073879 A JP2006073879 A JP 2006073879A JP 2004257208 A JP2004257208 A JP 2004257208A JP 2004257208 A JP2004257208 A JP 2004257208A JP 2006073879 A JP2006073879 A JP 2006073879A
Authority
JP
Japan
Prior art keywords
pair
lands
detection resistor
detection
mounting board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004257208A
Other languages
Japanese (ja)
Other versions
JP4529597B2 (en
Inventor
Hiroki Konaka
浩樹 小中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2004257208A priority Critical patent/JP4529597B2/en
Publication of JP2006073879A publication Critical patent/JP2006073879A/en
Application granted granted Critical
Publication of JP4529597B2 publication Critical patent/JP4529597B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

【課題】検出用抵抗器の実装位置のばらつきがあっても抵抗値のばらつきを少なくすることができる検出用抵抗器の実装基板を提供することを目的とする。
【解決手段】検出用抵抗器が実装される一対のランド1,2と、この一対のランド1,2と電気的に接続され、かつ一対のランド1,2の対向方向と直角方向に延設された一対の電力線3,4と、一対のランド1,2と電気的に接続された一対の検出線5,6とを備え、前記一対のランド1,2と一対の電力線3,4との接続部近傍に、一対のランド1,2の対向面側から外側に向けて切り欠き7,8をそれぞれ形成したものである。
【選択図】図1
An object of the present invention is to provide a mounting substrate for a detection resistor that can reduce variation in resistance value even if there is variation in mounting position of the detection resistor.
A pair of lands 1 and 2 on which a detection resistor is mounted, and are electrically connected to the pair of lands 1 and 2 and extend in a direction perpendicular to the opposing direction of the pair of lands 1 and 2. A pair of power lines 3 and 4 and a pair of detection lines 5 and 6 electrically connected to the pair of lands 1 and 2, and the pair of lands 1 and 2 and the pair of power lines 3 and 4 Notches 7 and 8 are formed in the vicinity of the connecting portion from the opposing surface side of the pair of lands 1 and 2 toward the outside.
[Selection] Figure 1

Description

本発明は主として電流または電圧を測定するための検出用抵抗器の実装基板に関するものである。   The present invention mainly relates to a mounting board for a detection resistor for measuring current or voltage.

従来から、電子機器内を流れる電流値や電圧値を測定することが行われている。この方法としては、電子機器内に、非常に小さな抵抗値を有する検出用抵抗器を直列に挿入しておき、この抵抗器間の電圧を測定する方法がある。また、この電圧値は上記検出用抵抗器における電圧降下であるため、この検出用抵抗器の抵抗値が分かっていれば、この検出用抵抗器を流れる電流値、すなわち電子機器内を流れる電流値を検出することができる。これらの方法はいずれも公知である。   Conventionally, a current value and a voltage value flowing in an electronic device have been measured. As this method, there is a method in which a detection resistor having a very small resistance value is inserted in series in an electronic device, and a voltage between the resistors is measured. In addition, since this voltage value is a voltage drop in the detection resistor, if the resistance value of the detection resistor is known, the current value flowing through the detection resistor, that is, the current value flowing through the electronic device. Can be detected. All of these methods are known.

なお、この出願の発明に関連する先行技術文献情報としては、例えば、特許文献1、特許文献2が知られている。
特開平8−83969号公報 特開2003−121477号公報
As prior art document information related to the invention of this application, for example, Patent Document 1 and Patent Document 2 are known.
JP-A-8-83969 JP 2003-121477 A

上記した従来の測定方法は、低抵抗器の抵抗値は小さい方が電力のロスが少なくて好ましいが、抵抗値が小さい分、実装状態等による微小な抵抗値のばらつきが測定値に与える影響が大きくなるという課題を内包していた。   In the conventional measurement method described above, it is preferable that the resistance value of the low resistor is small because power loss is small. The problem of becoming bigger was included.

そして、検出用抵抗器の実装基板においては、部品の配置や、パターンの引き回しの関係から、一対の電力線を、低抵抗器を実装する一対のランドの対向方向と平行な方向に延設できずに、直角な方向に延設しなければならない場合があるが、このようにした場合には、その実装状態に応じて、測定する抵抗値のばらつきが大きいという課題を有していた。   In the mounting board of the detection resistor, the pair of power lines cannot be extended in a direction parallel to the facing direction of the pair of lands on which the low resistor is mounted because of the arrangement of components and the pattern routing. In some cases, however, it is necessary to extend in a direction perpendicular to each other. However, in this case, there is a problem in that the resistance value to be measured varies greatly depending on the mounting state.

本発明は上記従来の課題を解決するもので、検出用抵抗器の実装位置のばらつきがあっても抵抗値のばらつきを少なくすることができる検出用抵抗器の実装基板を提供することを目的とするものである。   SUMMARY OF THE INVENTION An object of the present invention is to solve the above-described conventional problems, and to provide a mounting board for a detection resistor that can reduce variation in resistance value even if there is variation in mounting position of the detection resistor. To do.

上記目的を達成するために、本発明は以下の構成を有するものである。   In order to achieve the above object, the present invention has the following configuration.

本発明は、検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成したもので、この構成によれば、一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成しているため、電流は検出用抵抗器と平行な方向から入り、そして出て行くことになり、これにより、検出用抵抗器の実装位置のばらつきがあっても、一対の検出線間で検出する電圧または電流値のばらつきを小さくすることができるという作用効果を有するものである。   The present invention includes a pair of lands formed on a substrate so as to face each other in order to mount a detection resistor and electrically connect to the detection resistor, and to electrically connect to the pair of lands. And a pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, and a pair of detection lines electrically connected to the pair of lands, the pair of lands and the pair of power lines In the vicinity of the connection part between the pair of lands and the outer side, the cutouts are respectively formed from the opposing surface side of the pair of lands. Since the notches are formed from the opposing surface sides of the pair of lands to the outside, the current enters and exits in the direction parallel to the detection resistor, whereby the detection resistor The mounting position of the Also, those having an action effect that it is possible to reduce variations in the voltage or current value detected between the pair of detection lines.

また、検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線と、前記一対のランドと電気的に接続されて実装された検出用抵抗器とを備え、前記一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成し、かつこの切り欠きは前記検出用抵抗器と同じ位置か、またはこれより外側にまで延設したもので、この構成によれば、一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成し、かつこの切り欠きは前記検出用抵抗器と同じ位置まで、またはこれより外側にまで延設しているため、電流は検出用抵抗器と平行な方向から入り、そして出て行くことになり、これにより、検出用抵抗器の実装位置のばらつきがあっても、一対の検出線間で検出する電圧または電流値のばらつきを小さくすることができるという作用効果を有するものである。   In addition, a pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor, and the pair of lands are electrically connected, And a pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, a pair of detection lines electrically connected to the pair of lands, and a connection electrically connected to the pair of lands. Each of the pair of lands and the pair of power lines is formed in the vicinity of the connection portion between the pair of lands and the pair of power lines, and the notches are formed outward from the opposing surface side of the pair of lands. The detection resistor is extended to the same position as the detection resistor or to the outside, and according to this configuration, in the vicinity of the connection portion between the pair of lands and the pair of power lines, the opposing surface side of the pair of lands Cut it outward from it And the notch extends to the same position as the detection resistor or to the outside of the detection resistor, so that the current enters and exits from the direction parallel to the detection resistor. Thus, even if there is a variation in the mounting position of the detection resistor, there is an effect that the variation in the voltage or current value detected between the pair of detection lines can be reduced.

また、検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドを、前記一対の電力線と一対のランドとの接続部よりも一対のランドの対向する側へ突出するようにそれぞれ延設したもので、この構成によれば、一対のランドを、前記一対の電力線と一対のランドとの接続部よりも一対のランドの対向する側へ突出するようにそれぞれ延設しているため、電流は検出用抵抗器と平行な方向から入り、そして出て行くことになり、検出用抵抗器の実装位置のばらつきがあっても、一対の検出線間で検出する電圧または電流値のばらつきを小さくすることができるという作用効果を有するものである。   In addition, a pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor, and the pair of lands are electrically connected, And a pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, and a pair of detection lines electrically connected to the pair of lands, the pair of lands being the pair of power lines. And a pair of lands extending so as to protrude toward the opposite sides of the pair of lands. According to this configuration, the pair of lands are connected between the pair of power lines and the pair of lands. Since each of them extends from the connecting portion so as to protrude to the opposite side of the pair of lands, the current enters and exits from the direction parallel to the detection resistor. Even if the mounting position varies And it has a effect that it is possible to reduce variations in the voltage or current value detected between the pair of detection lines.

また、検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドを、前記一対の電力線と一対のランドとの接続部よりも一対のランドの対向する側へ突出するようにそれぞれ延設し、この延設された部分に検出用抵抗器を電気的に接続して実装したもので、この構成によれば、一対のランドを、前記一対の電力線と一対のランドとの接続部よりも一対のランドの対向する側へ突出するようにそれぞれ延設し、この延設された部分に検出用抵抗器を電気的に接続して実装しているため、電流は検出用抵抗器と平行な方向から入り、そして出て行くことになり、検出用抵抗器の実装位置のばらつきがあっても、一対の検出線間で検出する電圧または電流値のばらつきを小さくすることができるという作用効果を有するものである。   In addition, a pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor, and the pair of lands are electrically connected, And a pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, and a pair of detection lines electrically connected to the pair of lands, the pair of lands being the pair of power lines. It extends so as to protrude to the opposite side of the pair of lands than the connection part of the pair of lands, and is mounted by electrically connecting a detection resistor to the extended part, According to this configuration, the pair of lands are respectively extended so as to protrude from the connection portion between the pair of power lines and the pair of lands to the opposite side of the pair of lands, and detected in the extended portion. For electrical connection Therefore, the current enters and exits from the direction parallel to the detection resistor, and even if the mounting position of the detection resistor varies, the voltage or current value detected between the pair of detection lines This has the effect that the variation can be reduced.

以上のように本発明の検出用抵抗器の実装基板は、検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成しているため、電流は検出用抵抗器と平行な方向から入り、そして出て行くことになり、これにより、検出用抵抗器の実装位置のばらつきがあっても、一対の検出線間で検出する電圧または電流値のばらつきを小さくすることができるという優れた効果を奏するものである。   As described above, the mounting board of the detection resistor of the present invention is a pair of opposingly formed on the board for mounting the detection resistor and electrically connecting to the detection resistor. A land, a pair of power lines electrically connected to the pair of lands and extending in a direction perpendicular to the opposing direction of the pair of lands, and a pair of detection lines electrically connected to the pair of lands And a notch is formed in the vicinity of the connection portion between the pair of lands and the pair of power lines from the opposing surface side of the pair of lands to the outside, so that the current is parallel to the detection resistor. In this way, even if there is variation in the mounting position of the detection resistor, variation in the voltage or current value detected between the pair of detection lines can be reduced. Has an excellent effect It is intended.

(実施の形態1)
以下、実施の形態1を用いて、本発明の特に請求項1、2に記載の発明について説明する。
(Embodiment 1)
Hereinafter, the first and second aspects of the present invention will be described with reference to the first embodiment.

図1は本発明の実施の形態1における検出用抵抗器の実装基板の主要部の平面図、図2は本発明の実施の形態1における検出用抵抗器が実装された実装基板の主要部の平面図である。なお、図1、図2においては、実装基板全体の図示はしておらず、実装基板は図1、図2の背景に相当する。   FIG. 1 is a plan view of the main part of the mounting board of the detection resistor according to Embodiment 1 of the present invention, and FIG. 2 is the main part of the mounting board on which the detection resistor according to Embodiment 1 of the present invention is mounted. It is a top view. 1 and 2, the entire mounting board is not shown, and the mounting board corresponds to the background of FIGS.

図1、図2において、1,2は実装基板上に間隔をおいて対向するように形成された一対のランドで、この一対のランド1,2には後述する検出用抵抗器9が実装される。3,4は前記一対のランド1,2に電気的に接続された一対の電力線で、この一対の電力線3,4は、一方を電源(図示せず)側に接続し、かつ他方を電気回路上の負荷(図示せず)側に接続しているもので、負荷へ電力を供給するための配線である。また、前記一対の電力線3,4は前記一対のランド1,2の対向方向と直角方向に延設されている。5,6は前記一対のランド1,2に電気的に接続された一対の検出線で、この一対の検出線5,6は前記一対のランド1,2間の電圧、すなわち、後述する検出用抵抗器9の電圧降下を測定するための配線である。7,8は前記一対のランド1,2と一対の電力線3,4との接続部近傍に形成された切り欠きで、この切り欠き7,8は一対のランド1,2が対向している面から外側に向かって形成されている。9は検出用抵抗器で、この検出用抵抗器9は前記一対のランド1,2と電気的に接続されて、実装基板(図示せず)上に実装されている。   1 and 2, reference numerals 1 and 2 denote a pair of lands formed on the mounting substrate so as to face each other with a space therebetween, and a detection resistor 9 described later is mounted on the pair of lands 1 and 2. The Reference numerals 3 and 4 denote a pair of power lines electrically connected to the pair of lands 1 and 2. The pair of power lines 3 and 4 are connected to a power source (not shown) and the other is connected to an electric circuit. It is connected to the upper load (not shown) side, and is a wiring for supplying electric power to the load. The pair of power lines 3 and 4 extend in a direction perpendicular to the opposing direction of the pair of lands 1 and 2. Reference numerals 5 and 6 denote a pair of detection lines electrically connected to the pair of lands 1 and 2. The pair of detection lines 5 and 6 are voltages between the pair of lands 1 and 2, that is, a detection line described later. It is a wiring for measuring the voltage drop of the resistor 9. Reference numerals 7 and 8 denote notches formed in the vicinity of the connecting portion between the pair of lands 1 and 2 and the pair of power lines 3 and 4. The notches 7 and 8 are surfaces on which the pair of lands 1 and 2 face each other. It is formed from the outside toward the outside. Reference numeral 9 denotes a detection resistor. The detection resistor 9 is electrically connected to the pair of lands 1 and 2 and mounted on a mounting board (not shown).

また、図中のL1は検出用抵抗器9の長さであり、L2は切り欠き7,8の最外部間の長さを示している。ここで、検出用抵抗器9は、切り欠き7,8の最外部間に位置している。すなわち、L1で表された領域は、L2で表された領域の内部にある。このような構成とすることにより、検出用抵抗器9の実装位置にばらつきがあっても、一対の検出線5,6間で測定する抵抗値のばらつきは少なくなる。 In the figure, L 1 is the length of the detection resistor 9, and L 2 is the length between the outermost portions of the notches 7 and 8. Here, the detection resistor 9 is located between the outermost portions of the notches 7 and 8. That is, the region represented by L 1 is inside the region represented by L 2 . By adopting such a configuration, even if the mounting position of the detection resistor 9 varies, the variation in resistance value measured between the pair of detection lines 5 and 6 is reduced.

以上のように構成された本発明の実施の形態1における検出用抵抗器の実装基板の特性について、比較例との比較を行うために試験を行った。以下、この試験について説明する。   The characteristics of the mounting board of the detection resistor according to the first embodiment of the present invention configured as described above were tested in order to compare with the comparative example. Hereinafter, this test will be described.

試験は、本発明の実施の形態1における検出用抵抗器の実装基板と、比較例における検出用抵抗器の実装基板について、それぞれ一対の検出線5,6の一対のランド1,2への接続位置を変えるとともに、一対のランド1,2の幅を異ならせて試験を行った。   In the test, the detection resistor mounting board in the first embodiment of the present invention and the detection resistor mounting board in the comparative example are connected to the pair of lands 1 and 2 of the pair of detection lines 5 and 6, respectively. The test was performed while changing the position and varying the width of the pair of lands 1 and 2.

まず、試験を行った実装基板について説明をする。   First, the mounted substrate that has been tested will be described.

図3、図4、図5は本発明の実施の形態1における検出用抵抗器の実装基板の主要部の平面図である。これらの図において、図1、図2と同じ構成要素には同じ符号を付し、その説明を省略する。図中の符号Wはランド1、ランド2の幅である。   3, 4 and 5 are plan views of the main part of the mounting board of the detection resistor in the first embodiment of the present invention. In these drawings, the same components as those in FIGS. 1 and 2 are denoted by the same reference numerals, and the description thereof is omitted. The symbol W in the figure is the width of land 1 and land 2.

ここで、図3に示す検出用抵抗器の実装基板は、一対の検出線5,6の一対のランド1,2への接続位置を、一対のランド1,2の紙面における上方、すなわち、切り欠き7,8に近接した位置にしているものである。   Here, the mounting substrate of the detection resistor shown in FIG. 3 is configured so that the connection position of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 is cut above the plane of the pair of lands 1 and 2, that is, cut. The position is close to the notches 7 and 8.

一方、図4に示す検出用抵抗器の実装基板は、一対の検出線5,6の一対のランド1,2への接続位置を、一対のランド1,2の紙面の上下方向における略中央にしているものである。   On the other hand, the mounting board of the detection resistor shown in FIG. 4 has the connection position of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 approximately at the center in the vertical direction of the paper surface of the pair of lands 1 and 2. It is what.

また、図5に示す検出用抵抗器の実装基板は、一対の検出線5,6の一対のランド1,2への接続位置を、一対のランド1,2の紙面における下方、すなわち、切り欠き7,8から遠い位置にしているものである。   In addition, the detection resistor mounting substrate shown in FIG. 5 has the connection positions of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 below the pair of lands 1 and 2, that is, the notches. 7 and 8 are located far from each other.

図6、図7、図8は比較例における検出用抵抗器の実装基板の主要部の平面図である。   6, 7 and 8 are plan views of the main part of the mounting board of the detection resistor in the comparative example.

ここで、図6に示す検出用抵抗器の実装基板は、一対の検出線5,6の一対のランド1,2への接続位置を、一対のランド1,2の紙面における上方、すなわち、切り欠き7,8に近接した位置にしているものである。   Here, the mounting substrate of the detection resistor shown in FIG. 6 is configured so that the connection position of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 is cut above the plane of the pair of lands 1 and 2, that is, cut. The position is close to the notches 7 and 8.

一方、図7に示す検出用抵抗器の実装基板は、一対の検出線5,6の一対のランド1,2への接続位置を、一対のランド1,2の紙面の上下方向における略中央にしているものである。   On the other hand, in the detection resistor mounting board shown in FIG. 7, the connection position of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 is approximately the center of the pair of lands 1 and 2 in the vertical direction of the paper surface. It is what.

また、図8に示す検出用抵抗器の実装基板は、一対の検出線5,6の一対のランド1,2への接続位置を、一対のランド1,2の紙面における下方、すなわち、切り欠き7,8から遠い位置にしているものである。   Further, the mounting board of the detection resistor shown in FIG. 8 has a connection position of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 below the paper surface of the pair of lands 1 and 2, that is, a notch. 7 and 8 are located far from each other.

なお、いずれの実装基板においても、ランド1,2の幅Wは5mm、7mm、10mmの3種類のものについて試験を行った。図3〜図5における実装基板の切り欠き7,8の切り欠き深さはいずれも2mmである。   In any of the mounting boards, the test was conducted on three types of land 1 and 2 having a width W of 5 mm, 7 mm, and 10 mm. The cutout depths of the cutouts 7 and 8 of the mounting substrate in FIGS. 3 to 5 are both 2 mm.

これらの検出用抵抗器の実装基板に、1mΩの抵抗器を実装し、そして一対の電力線3,4間に電流を流した時に一対の検出線5,6により検知される抵抗値を4端子法により測定した。   A resistance value detected by the pair of detection lines 5 and 6 when a resistor of 1 mΩ is mounted on the mounting board of these detection resistors and a current is passed between the pair of power lines 3 and 4 is a four-terminal method. It was measured by.

図9は、図3〜図5における検出用抵抗器の実装基板の試験結果を図示したもので、図中の「上」、「中」、「下」はそれぞれ一対の検出線5,6の一対のランド1,2への接続位置のことを意味し、具体的には、「上」は図3、「中」は図4、「下」は図5に示す検出用抵抗器の実装基板の試験結果を示している。また、図9の横軸は、一対のランド1,2の幅Wの値(mm)であり、縦軸は、一対の検出線5,6間の抵抗の測定値(mΩ)を示している。   FIG. 9 illustrates the test results of the mounting board of the detection resistor in FIGS. 3 to 5. In FIG. 9, “upper”, “middle”, and “lower” indicate the pair of detection lines 5 and 6, respectively. This means the connection position to the pair of lands 1 and 2. Specifically, “upper” is the mounting board of the detection resistor shown in FIG. 3, “middle” is FIG. 4, and “lower” is FIG. The test results are shown. Further, the horizontal axis of FIG. 9 is the value (mm) of the width W of the pair of lands 1 and 2, and the vertical axis indicates the measured value (mΩ) of the resistance between the pair of detection lines 5 and 6. .

同様に、図10は図6〜図8における検出用抵抗器の実装基板の試験結果を図示したもので、「上」は図6、「中」は図7、「下」は図8に示す検出用抵抗器の実装基板の試験結果を示している。   Similarly, FIG. 10 shows the test results of the mounting board of the detection resistor in FIGS. 6 to 8, where “upper” is shown in FIG. 6, “middle” is shown in FIG. 7, and “lower” is shown in FIG. The test result of the mounting board of the detection resistor is shown.

図9と図10との比較により明らかなように、切り欠き7,8を設けた場合には、一対の検出線5,6の一対のランド1,2への接続位置を変えた場合においても、抵抗値がばらつくことはなく、一方、切り欠き7,8を設けない場合には抵抗値はばらつくものである。このことは、切り欠き7,8を設けない場合には一対のランド1,2における測定位置により、抵抗値が異なることを意味するものである。何故このようになるかについては、推測であるが、以下のように考えられる。   As is clear from comparison between FIG. 9 and FIG. 10, when the notches 7 and 8 are provided, even when the connection positions of the pair of detection lines 5 and 6 to the pair of lands 1 and 2 are changed. The resistance value does not vary. On the other hand, when the notches 7 and 8 are not provided, the resistance value varies. This means that when the notches 7 and 8 are not provided, the resistance value varies depending on the measurement positions of the pair of lands 1 and 2. The reason for this is speculation, but it can be considered as follows.

一方の電力線3をプラス側、他方の電力線4をマイナス側とした場合に、切り欠き7,8がない場合には、図6〜図8に示す検出用抵抗器の実装基板において電流は紙面の上から下に流れ、ランド1の紙面の上の方から検出用抵抗器9に入る電流と、ランド1の紙面の下の方から検出用抵抗器9に入る電流とでは、電流の流れる経路に差があるため電圧降下が異なると考えられる。この状態を図11に示す。図11は上記比較例の簡易的な等価回路図である。この図11において、10は抵抗で、この抵抗10は検出用抵抗器9における一対の電力線3,4に近い部分の抵抗である。11は検出用抵抗器9の中央部分の抵抗であり、12は検出用抵抗器9における一対の電力線3,4から遠い部分の抵抗である。13,14,15,16はそれぞれの検出用抵抗器9の電極部分における抵抗である。このように、比較例においては、一対のランド1,2における測定位置により検出用抵抗器9の電極部分の占める抵抗値が異なり、紙面上方では検出用抵抗器9の電極部分の抵抗値を含まないため、抵抗値は低くなり、これにより、電流密度が上がり電圧降下による抵抗値は高くなる。一方、紙面下方では検出用抵抗器9の電極による抵抗が加えられるため、抵抗値は上がり、これにより、電流密度が低くなるため、検出点における電圧降下が低くなり、これにより、抵抗値は低く現れるため、測定位置により抵抗値が異なることとなるからである、と考えられる。   If one of the power lines 3 is on the positive side and the other power line 4 is on the negative side, and there are no notches 7 and 8, the current flows on the mounting board of the detection resistor shown in FIGS. The current that flows from top to bottom and enters the detection resistor 9 from the top of the paper surface of the land 1 and the current that enters the detection resistor 9 from the bottom of the paper surface of the land 1 are in a current flow path. The voltage drop is considered to be different due to the difference. This state is shown in FIG. FIG. 11 is a simple equivalent circuit diagram of the comparative example. In FIG. 11, reference numeral 10 denotes a resistor, and the resistor 10 is a resistor near the pair of power lines 3 and 4 in the detection resistor 9. Reference numeral 11 denotes a resistance in the central portion of the detection resistor 9, and reference numeral 12 denotes a resistance in a portion far from the pair of power lines 3 and 4 in the detection resistor 9. Reference numerals 13, 14, 15 and 16 denote resistances at the electrode portions of the respective detection resistors 9. As described above, in the comparative example, the resistance value occupied by the electrode portion of the detection resistor 9 differs depending on the measurement positions in the pair of lands 1 and 2, and the resistance value of the electrode portion of the detection resistor 9 is included above the paper surface. Since there is no resistance, the resistance value is lowered, thereby increasing the current density and increasing the resistance value due to the voltage drop. On the other hand, since resistance by the electrode of the detection resistor 9 is added below the plane of the paper, the resistance value increases, thereby reducing the current density, thereby reducing the voltage drop at the detection point, thereby reducing the resistance value. This appears to be because the resistance value varies depending on the measurement position.

これに対し、図3〜図5に示す検出用抵抗器の実装基板においては、電流は紙面の上から下に流れてくるが、切り欠き7,8が存在するために電流はそのまま検出用抵抗器9に入ることはできず、そして切り欠き7,8を迂回して検出用抵抗器9に入るため、検出用抵抗器9に入る際には紙面の左から右へ流れていることになる。この場合の等価回路は図示していないが、単純な抵抗の並列回路になると考えられる。   On the other hand, in the detection resistor mounting substrate shown in FIGS. 3 to 5, the current flows from the top to the bottom of the paper. However, since the notches 7 and 8 exist, the current remains as it is. Since it cannot enter the detector 9 and bypasses the notches 7 and 8 and enters the detection resistor 9, it flows from the left to the right of the page when entering the detection resistor 9. . Although an equivalent circuit in this case is not shown, it is considered to be a simple parallel circuit of resistors.

ここで、一対のランド1,2における測定位置の違いにより抵抗値が異なるということは、検出用抵抗器9を基準とした位置の違いにより抵抗値が異なることになるため、検出用抵抗器9の実装位置のばらつきにより抵抗値が異なることの原因となるものである。   Here, the difference in resistance value due to the difference in measurement position between the pair of lands 1 and 2 means that the resistance value varies depending on the difference in position with respect to the detection resistor 9. This causes a difference in resistance value due to variations in mounting position.

そして、一対の検出線5,6間で測定する抵抗値が異なると、ここで測定する電圧値または電流値も異なることとなる。すなわち、検出用抵抗器9の実装位置のばらつきにより電圧値または電流値は異なるものである。   When the resistance value measured between the pair of detection lines 5 and 6 is different, the voltage value or current value measured here is also different. That is, the voltage value or the current value varies depending on the mounting position of the detection resistor 9.

また、図9において、一対のランド1,2の幅Wの値が大きくなると抵抗値のばらつきが小さくなっているが、これは、一対のランド1,2の幅Wが狭いと、電流は一対のランド1,2の紙面下方まで十分に回り込めないのに対し、一対のランド1,2の幅Wが広いと、電流は一対のランド1,2の紙面下方まで十分に回り込むことができるためではないかと思われる。その点で、一対のランド1,2の幅Wは広い方が好ましいが、図9に示すように、幅Wが7mm以上であれば抵抗値のばらつきはなくなるため、一対のランド1,2の幅Wは7mmあれば十分であると考えられる。   In FIG. 9, when the width W of the pair of lands 1 and 2 is increased, the variation in resistance value is reduced. This is because when the width W of the pair of lands 1 and 2 is narrow, the current is a pair. However, if the width W of the pair of lands 1 and 2 is wide, the current can sufficiently wrap around the bottom of the pair of lands 1 and 2. I think that. In this respect, the width W of the pair of lands 1 and 2 is preferably wide. However, as shown in FIG. 9, if the width W is 7 mm or more, the resistance value does not vary. A width W of 7 mm is considered sufficient.

以上のような本発明の実施の形態1における検出用抵抗器の実装基板の製造方法は、公知である一般の実装基板を製造する方法と基本的には同じであり、ランド1,2に切り欠き7,8を形成すればよいだけである。切り欠き7,8の形成方法としては、切り欠きのないランド1,2を一旦形成した後に、エッチングやレーザーカットにより切り欠き7,8を形成する方法や、あらかじめ切り欠き7,8が形成されるようにする方法があるが、いずれも公知の技術を用いて行うことができる。   The manufacturing method of the mounting board of the detection resistor in the first embodiment of the present invention as described above is basically the same as the manufacturing method of a general mounting board known in the art. It is only necessary to form the notches 7 and 8. As a method for forming the notches 7 and 8, the lands 1 and 2 having no notches are once formed, and then the notches 7 and 8 are formed by etching or laser cutting, or the notches 7 and 8 are formed in advance. Although there is a method of doing so, any of them can be performed using a known technique.

なお、上記本発明の実施の形態1における検出用抵抗器の実装基板は、一対の電力線3,4、一対のランド1,2に同方向に並んで配置されているが、この構造でなくてもよい。   The detection resistor mounting board according to the first embodiment of the present invention is arranged in the same direction on the pair of power lines 3 and 4 and the pair of lands 1 and 2. Also good.

すなわち、図12は本発明の実施の形態1における検出用抵抗器の実装基板のバリエーション図を示したもので、図中の符号は図1と同じであり、ここでの説明は省略する。図12に示す実装基板と図1に示す実装基板との違いは、図1に示す実装基板が一方の電力線3と他方の電力線4を同方向に延設しているのに対し、図12に示す実装基板では、一方の電力線3と他方の電力線4を異なる方向に延設しているもので、このような構成であっても、図1に示す実装基板と同様の作用効果を有するものである。   That is, FIG. 12 shows a variation diagram of the mounting board of the detection resistor in the first embodiment of the present invention. The reference numerals in the figure are the same as those in FIG. 1, and the description thereof is omitted here. 12 is different from the mounting board shown in FIG. 1 in that the mounting board shown in FIG. 1 has one power line 3 and the other power line 4 extending in the same direction. In the mounting board shown, one power line 3 and the other power line 4 are extended in different directions, and even with such a configuration, the same effect as the mounting board shown in FIG. is there.

また、上記本発明の実施の形態1においては、切り欠き7,8を検出用抵抗器9よりも外側にまで延設した構成にしているが、検出用抵抗器9と同じ長さ位置まで延設するようにしたもの、すなわち、図2におけるL1とL2とが一致するように切り欠き7,8を設けた構成にした場合においても、上記本発明の実施の形態1と同様の作用効果を奏するものである。 In the first embodiment of the present invention, the notches 7 and 8 extend to the outside of the detection resistor 9, but extend to the same length position as the detection resistor 9. that so as to set, i.e., in the case where the structure provided with notches 7, 8 so that the L 1 and L 2 in FIG. 2 coincide, the same effects as in the first embodiment of the present invention There is an effect.

(実施の形態2)
以下、実施の形態2を用いて、本発明の特に請求項3、4に記載の発明について説明する。
(Embodiment 2)
Hereinafter, the second and second embodiments of the present invention will be described.

図13は本発明の実施の形態2における検出用抵抗器の実装基板の主要部の平面図、図14は本発明の実施の形態2における検出用抵抗器が実装された実装基板の主要部の平面図である。なお、図13、図14においては、実装基板全体の図示はしておらず、実装基板は図13、図14の背景に相当する。   FIG. 13 is a plan view of the main part of the mounting board of the detection resistor according to the second embodiment of the present invention, and FIG. 14 is the main part of the mounting board on which the detection resistor according to the second embodiment of the present invention is mounted. It is a top view. In FIGS. 13 and 14, the entire mounting board is not shown, and the mounting board corresponds to the background of FIGS.

図13、図14において、図1、図2と同じ構成要素には同一の符号を付し、詳細な説明は省略する。一点鎖線で囲った部分の17は一方のランド1と一方の電力線3とを電気的に接続している接続部である。また、一点鎖線で囲った部分の18は他方のランド2と他方の電力線4とを電気的に接続している接続部である。ここで、接続部17は一方のランド1における他方のランド2と対向する面より外側に位置しており、また、これと同様に、接続部18は他方のランド2における一方のランド1と対向する面より外側に位置している。すなわち、本発明の実施の形態2は、図13および図14に示すように、一対のランド1,2を、一対の電力線3,4と一対のランド1,2との接続部17,18よりも一対のランド1,2の対向する側へ突出するようにそれぞれ延設し、そしてこの延設された部分に、図14に示すように検出用抵抗器9を電気的に接続して実装したものである。   13 and 14, the same components as those in FIGS. 1 and 2 are denoted by the same reference numerals, and detailed description thereof is omitted. A portion 17 surrounded by an alternate long and short dash line is a connection portion that electrically connects one land 1 and one power line 3. Further, a portion 18 surrounded by a one-dot chain line is a connection portion that electrically connects the other land 2 and the other power line 4. Here, the connecting portion 17 is located outside the surface of the one land 1 that faces the other land 2. Similarly, the connecting portion 18 faces the one land 1 of the other land 2. It is located outside the surface to be. That is, in the second embodiment of the present invention, as shown in FIGS. 13 and 14, the pair of lands 1 and 2 are connected to the connection portions 17 and 18 between the pair of power lines 3 and 4 and the pair of lands 1 and 2. Are extended so as to protrude to opposite sides of the pair of lands 1 and 2, and a detection resistor 9 is electrically connected and mounted on the extended portion as shown in FIG. Is.

また、図中のL1は検出用抵抗器9の長さであり、L3は接続部17と接続部18の内側の長さを示している。ここで、検出用抵抗器9は、接続部17と接続部18の内側に位置している。すなわち、L1で表された領域は、L3で表された領域の内部にある。このような構成にすることにより、本発明の実施の形態2においても、上記本発明の実施の形態1の場合と同様に検出用抵抗器9の実装位置にばらつきがあっても、一対の検出線5,6間で測定する電圧値、電流値のばらつきは少なくなるものである。 In the figure, L 1 is the length of the detection resistor 9, and L 3 is the inner length of the connection portion 17 and the connection portion 18. Here, the detection resistor 9 is located inside the connection portion 17 and the connection portion 18. That is, the region represented by L 1 is inside the region represented by L 3 . By adopting such a configuration, even in the second embodiment of the present invention, even if the mounting position of the detection resistor 9 varies as in the first embodiment of the present invention, a pair of detections are performed. Variations in voltage value and current value measured between the lines 5 and 6 are reduced.

なお、上記本発明の実施の形態2においては、接続部17と接続部18の内側、すなわち、対向面を検出用抵抗器9より外側に位置させた構成としているが、接続部17と接続部18の内側、すなわち、対向面と検出用抵抗器9とが同じ長さ位置になるように、図12におけるL1とL3を一致させた構成にしてもよいものである。 In the second embodiment of the present invention, the connection portion 17 and the connection portion 18 are arranged inside, that is, the opposing surface is located outside the detection resistor 9. 12, L 1 and L 3 in FIG. 12 may be made to coincide with each other so that the opposing surface and the detection resistor 9 are in the same length position.

本発明にかかる検出用抵抗器の実装基板は、検出用抵抗器の実装位置のばらつきがあっても抵抗値のばらつきを少なくすることができるもので、各種電子機器に適用して有用なものである。   The mounting board of the detection resistor according to the present invention can reduce the variation in resistance value even if there is a variation in the mounting position of the detection resistor, and is useful when applied to various electronic devices. is there.

本発明の実施の形態1における検出用抵抗器の実装基板の主要部の平面図The top view of the principal part of the mounting board of the resistor for detection in Embodiment 1 of this invention 本発明の実施の形態1における検出用抵抗器が実装された実装基板の主要部の平面図The top view of the principal part of the mounting substrate by which the detection resistor in Embodiment 1 of this invention was mounted 本発明の実施の形態1における検出用抵抗器の実装基板の主要部の平面図The top view of the principal part of the mounting board of the resistor for detection in Embodiment 1 of this invention 本発明の実施の形態1における検出用抵抗器の実装基板の主要部の平面図The top view of the principal part of the mounting board of the resistor for detection in Embodiment 1 of this invention 本発明の実施の形態1における検出用抵抗器の実装基板の主要部の平面図The top view of the principal part of the mounting board of the resistor for detection in Embodiment 1 of this invention 比較例における検出用抵抗器の実装基板の主要部の平面図Plan view of main part of mounting board of detection resistor in comparative example 比較例における検出用抵抗器の実装基板の主要部の平面図Plan view of main part of mounting board of detection resistor in comparative example 比較例における検出用抵抗器の実装基板の主要部の平面図Plan view of main part of mounting board of detection resistor in comparative example 図3〜図5における実装基板の試験結果を示すグラフThe graph which shows the test result of the mounting board in FIGS. 図6〜図8における実装基板の試験結果を示すグラフThe graph which shows the test result of the mounting substrate in FIGS. 比較例の簡易的な等価回路図Simple equivalent circuit diagram of the comparative example 本発明の実施の形態1における検出用抵抗器の実装基板の変形例を示す主要部の平面図The top view of the principal part which shows the modification of the mounting substrate of the resistor for a detection in Embodiment 1 of this invention 本発明の実施の形態2における検出用抵抗器の実装基板の主要部の平面図The top view of the principal part of the mounting board of the resistor for detection in Embodiment 2 of this invention 本発明の実施の形態2における検出用抵抗器が実装された実装基板の主要部の平面図The top view of the principal part of the mounting board by which the resistor for detection in Embodiment 2 of this invention was mounted

符号の説明Explanation of symbols

1,2 一対のランド
3,4 一対の電力線
5,6 一対の検出線
7,8 切り欠き
9 検出用抵抗器
17,18 接続部
DESCRIPTION OF SYMBOLS 1, 2 A pair of land 3, 4 A pair of power line 5, 6 A pair of detection line 7, 8 Notch 9 Detection resistor 17, 18 Connection part

Claims (4)

検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成した検出用抵抗器の実装基板。 A pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor; and the pair of lands electrically connected to each other; and A pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands; and a pair of detection lines electrically connected to the pair of lands; and a connecting portion between the pair of lands and the pair of power lines A detection resistor mounting board in which notches are respectively formed in the vicinity from the opposing surface side of the pair of lands toward the outside. 検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線と、前記一対のランドと電気的に接続されて実装された検出用抵抗器とを備え、前記一対のランドと一対の電力線との接続部近傍に、前記一対のランドの対向面側から外側に向けて切り欠きをそれぞれ形成し、かつこの切り欠きは前記検出用抵抗器と同じ位置か、またはこれより外側にまで延設した検出用抵抗器の実装基板。 A pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor; and the pair of lands electrically connected to each other; and A pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, a pair of detection lines electrically connected to the pair of lands, and a pair of detection lines electrically connected to the pair of lands. And a notch formed in the vicinity of a connection portion between the pair of lands and the pair of power lines from the opposing surface side of the pair of lands to the outside. The detection resistor mounting board that extends to the same position as or outside of the resistor. 検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドを、前記一対の電力線と一対のランドとの接続部よりも一対のランドの対向する側へ突出するようにそれぞれ延設した検出用抵抗器の実装基板。 A pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor; and the pair of lands electrically connected to each other; and A pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, and a pair of detection lines electrically connected to the pair of lands, the pair of lands being connected to the pair of power lines and the pair The detection resistor mounting board extended so as to protrude to the opposite side of the pair of lands from the connecting portion to the lands. 検出用抵抗器を実装し、かつこの検出用抵抗器と電気的に接続するために基板上に互いに対向して形成された一対のランドと、この一対のランドと電気的に接続され、かつ前記一対のランドの対向方向と直角方向に延設された一対の電力線と、前記一対のランドと電気的に接続された一対の検出線とを備え、前記一対のランドを、前記一対の電力線と一対のランドとの接続部よりも一対のランドの対向する側へ突出するようにそれぞれ延設し、この延設された部分に検出用抵抗器を電気的に接続して実装した検出用抵抗器の実装基板。 A pair of lands formed opposite to each other on the substrate for mounting the detection resistor and electrically connecting to the detection resistor; and the pair of lands electrically connected to each other; and A pair of power lines extending in a direction perpendicular to the opposing direction of the pair of lands, and a pair of detection lines electrically connected to the pair of lands, the pair of lands being connected to the pair of power lines and the pair The detection resistor is mounted so as to protrude from the connection portion with the land to the opposite side of the pair of lands, and the detection resistor is electrically connected to the extended portion. Mounting board.
JP2004257208A 2004-09-03 2004-09-03 Detection resistor mounting board Expired - Fee Related JP4529597B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004257208A JP4529597B2 (en) 2004-09-03 2004-09-03 Detection resistor mounting board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004257208A JP4529597B2 (en) 2004-09-03 2004-09-03 Detection resistor mounting board

Publications (2)

Publication Number Publication Date
JP2006073879A true JP2006073879A (en) 2006-03-16
JP4529597B2 JP4529597B2 (en) 2010-08-25

Family

ID=36154147

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004257208A Expired - Fee Related JP4529597B2 (en) 2004-09-03 2004-09-03 Detection resistor mounting board

Country Status (1)

Country Link
JP (1) JP4529597B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009239199A (en) * 2008-03-28 2009-10-15 Sanyo Electric Co Ltd Circuit device
JP2009239200A (en) * 2008-03-28 2009-10-15 Sanyo Electric Co Ltd Circuit device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924987Y1 (en) * 1970-08-14 1974-07-05
JPS63137968U (en) * 1987-02-28 1988-09-12
JPH0325994A (en) * 1989-06-23 1991-02-04 Nec Corp Hybrid integrated circuit
JPH0368191A (en) * 1989-08-05 1991-03-25 Mitsubishi Electric Corp Thick film hybrid integrated circuit device
JPH05102648A (en) * 1991-10-04 1993-04-23 Hitachi Ltd Printed board
JPH10289803A (en) * 1997-04-16 1998-10-27 Matsushita Electric Ind Co Ltd Resistor and manufacturing method thereof
JP2002290020A (en) * 2001-03-27 2002-10-04 Fujitsu Ltd Surface mounting component mounting pattern and circuit board provided with the mounting pattern
JP2003121477A (en) * 2001-10-15 2003-04-23 Koa Corp Structure and method for mounting current detecting resistor

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924987Y1 (en) * 1970-08-14 1974-07-05
JPS63137968U (en) * 1987-02-28 1988-09-12
JPH0325994A (en) * 1989-06-23 1991-02-04 Nec Corp Hybrid integrated circuit
JPH0368191A (en) * 1989-08-05 1991-03-25 Mitsubishi Electric Corp Thick film hybrid integrated circuit device
JPH05102648A (en) * 1991-10-04 1993-04-23 Hitachi Ltd Printed board
JPH10289803A (en) * 1997-04-16 1998-10-27 Matsushita Electric Ind Co Ltd Resistor and manufacturing method thereof
JP2002290020A (en) * 2001-03-27 2002-10-04 Fujitsu Ltd Surface mounting component mounting pattern and circuit board provided with the mounting pattern
JP2003121477A (en) * 2001-10-15 2003-04-23 Koa Corp Structure and method for mounting current detecting resistor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009239199A (en) * 2008-03-28 2009-10-15 Sanyo Electric Co Ltd Circuit device
JP2009239200A (en) * 2008-03-28 2009-10-15 Sanyo Electric Co Ltd Circuit device

Also Published As

Publication number Publication date
JP4529597B2 (en) 2010-08-25

Similar Documents

Publication Publication Date Title
JP6384211B2 (en) Shunt resistor
WO2016035257A1 (en) Shunt resistor
JP4403428B2 (en) Printed wiring board
JP2008216230A (en) Current sensor
CN117378018A (en) Current detection device
JPH06186254A (en) Chip-type resistor for current detection
US11226356B2 (en) Shunt resistor and shunt resistor mount structure
JP4529597B2 (en) Detection resistor mounting board
JP2004311939A (en) Thermistor with symmetric structure
JP7341594B2 (en) shunt resistance module
JP5057245B2 (en) Current sensor
JP5880878B2 (en) Printed circuit board, electronic control device, and printed circuit board inspection method
US8248814B2 (en) Printed circuit board and voltage/current measuring method using the same
JP7567261B2 (en) Current Detector
US8507802B1 (en) Ultra-low current printed circuit board
JP2007078599A (en) Resistor for current detection and control device
JP3688691B2 (en) Resistors and circuit boards
JP7606842B2 (en) Shunt resistor device and method for adjusting characteristics of current detection shunt resistor device
JP2007036012A (en) Chip resistor for large electric power
JP2009008548A (en) Printed circuit board and electronic apparatus
JP2022030815A (en) Current detector
JP4236909B2 (en) Power semiconductor module
WO2023199611A1 (en) Shunt resistor and shunt resistance device
WO2013088493A1 (en) Circuit substrate, and method of manufacturing circuit substrate
JP2006210645A (en) Double-sided printed circuit board for high current

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070807

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20070912

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20091120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091208

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100208

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100518

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100531

R151 Written notification of patent or utility model registration

Ref document number: 4529597

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130618

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees