[go: up one dir, main page]

FR3085537B1 - Tranche soi et son procede de production - Google Patents

Tranche soi et son procede de production Download PDF

Info

Publication number
FR3085537B1
FR3085537B1 FR1909775A FR1909775A FR3085537B1 FR 3085537 B1 FR3085537 B1 FR 3085537B1 FR 1909775 A FR1909775 A FR 1909775A FR 1909775 A FR1909775 A FR 1909775A FR 3085537 B1 FR3085537 B1 FR 3085537B1
Authority
FR
France
Prior art keywords
insulating layer
buried insulating
silicon
support substrate
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1909775A
Other languages
English (en)
Other versions
FR3085537A1 (fr
Inventor
Yoshihiro Koga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumco Corp
Original Assignee
Sumco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumco Corp filed Critical Sumco Corp
Publication of FR3085537A1 publication Critical patent/FR3085537A1/fr
Application granted granted Critical
Publication of FR3085537B1 publication Critical patent/FR3085537B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/06—Joining of crystals
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/36—Carbides
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/005—Oxydation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02529—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02592—Microstructure amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Inorganic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Formation Of Insulating Films (AREA)
  • Element Separation (AREA)

Abstract

L’invention concerne une tranche SOI 1 présentant une forte conductivité thermique. La tranche SOI 1 comporte une tranche de silicium formant substrat support (10), une couche active (21) composée de silicium monocristallin sur la tranche de silicium formant substrat support (10), et une couche isolante enterrée (30) placée entre la tranche de silicium formant substrat support (10) et la couche active (21). La couche isolante enterrée (30) comprend (i) une couche isolante de SiC (31) composée soit de SiC monocristallin, soit de SiC amorphe et (ii) une couche d’adhésion (35) composée de dioxyde de silicium. La couche d’adhésion (35) est placée dans l’une des positions suivantes : (a) sur la surface de la couche isolante enterrée (30) du côté de la couche active (21), (b) sur la surface de la couche isolante enterrée (30) du côté de la tranche de silicium formant substrat support (10), et (c) à l’intérieur de la couche isolante enterrée (30). Fig. 2
FR1909775A 2018-09-05 2019-09-05 Tranche soi et son procede de production Active FR3085537B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018165750A JP7006544B2 (ja) 2018-09-05 2018-09-05 Ｓｏｉウェーハ及びその製造方法
JP2018-165750 2018-09-05

Publications (2)

Publication Number Publication Date
FR3085537A1 FR3085537A1 (fr) 2020-03-06
FR3085537B1 true FR3085537B1 (fr) 2023-07-28

Family

ID=69684247

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1909775A Active FR3085537B1 (fr) 2018-09-05 2019-09-05 Tranche soi et son procede de production

Country Status (2)

Country Link
JP (1) JP7006544B2 (fr)
FR (1) FR3085537B1 (fr)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02206118A (ja) * 1989-02-06 1990-08-15 Hitachi Ltd 半導体素子
JPH05152180A (ja) * 1991-11-26 1993-06-18 Hitachi Ltd 半導体装置及び製造方法
JP5532527B2 (ja) 2006-08-03 2014-06-25 株式会社デンソー Ｓｏｉ基板およびその製造方法
JP5644096B2 (ja) 2009-11-30 2014-12-24 ソニー株式会社 接合基板の製造方法及び固体撮像装置の製造方法
JP2016092122A (ja) 2014-10-31 2016-05-23 三井造船株式会社 炭化珪素基板

Also Published As

Publication number Publication date
FR3085537A1 (fr) 2020-03-06
JP7006544B2 (ja) 2022-02-10
JP2020038917A (ja) 2020-03-12

Similar Documents

Publication Publication Date Title
FR3033933B1 (fr) Couche thermiquement stable de piegeage de charges pour une utilisation dans la fabrication de structures de semi-conducteur sur isolant
US20180358535A1 (en) Thermo-electric generator
JP2018507562A5 (fr)
KR920018978A (ko) 활성 매트릭스 표시 장치용 고이동도 집적화 구동기 및 그 제조방법
US11177306B2 (en) Support structure for integrated circuitry
JP2009135482A5 (fr)
KR20070065235A (ko) 개선된 이온 주입 공정을 이용하여 제조된 반도체 온글래스 절연체
JP2010192588A5 (fr)
KR20080049068A (ko) 증착된 장벽층을 구비한 유리 절연체 상의 반도체
EP2437281A4 (fr) Substrat silicium sur saphir (sos) à faible densité de défauts de surface
FR3019173B1 (fr) Vitrage muni d'un empilement de couches minces pour la protection solaire
FR3098342B1 (fr) structure semi-conductrice comprenant une couche poreuse enterrée, pour applications RF
FR3103962B1 (fr) Procede de fabrication d’une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic cristallin
WO2009004889A1 (fr) Tranche de silicium en film mince et procédé de fabrication de celle-ci
FR3085538B1 (fr) Tranche soi et son procede de production
FR3085537B1 (fr) Tranche soi et son procede de production
CN110098145B (zh) 单晶硅薄膜及其制作方法
TW200631078A (en) A method of making a semiconductor structure for high power semiconductor devices
FR3099637B1 (fr) procédé de fabrication d’unE structure composite comprenant une couche mince en Sic monocristallin sur un substrat support en sic polycristallin
FR2870043A1 (fr) Fabrication de zones actives de natures differentes directement sur isolant et application au transistor mos a simple ou double grille
JP2017139266A (ja) 複合基板、半導体装置、およびこれらの製造方法
KR970052024A (ko) 에스 오 아이 기판 제조방법
WO2018234406A3 (fr) Détecteur rapide de rayonnement électromagnétique
TW200605403A (en) Improved substrate buffer structure for group Ⅲ nitride devices
JP2012515447A (ja) 半導体・オン・インシュレータ型基板の支持基板に対する検査方法

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLSC Publication of the preliminary search report

Effective date: 20230217

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6