[go: up one dir, main page]

ES2169319T3 - Sistema de computador con capacidad de busqueda previa en antememoria basada en tipos de peticion a la cpu. - Google Patents

Sistema de computador con capacidad de busqueda previa en antememoria basada en tipos de peticion a la cpu.

Info

Publication number
ES2169319T3
ES2169319T3 ES97301963T ES97301963T ES2169319T3 ES 2169319 T3 ES2169319 T3 ES 2169319T3 ES 97301963 T ES97301963 T ES 97301963T ES 97301963 T ES97301963 T ES 97301963T ES 2169319 T3 ES2169319 T3 ES 2169319T3
Authority
ES
Spain
Prior art keywords
cpu
request
memory
computer system
antememory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES97301963T
Other languages
English (en)
Inventor
Thomas Basilio Genduso
Edward Robert Vanderslice
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of ES2169319T3 publication Critical patent/ES2169319T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

SE SUMINISTRA UN SISTEMA DE ORDENADOR (100) QUE INCLUYE UNA CPU (103), UNA MEMORIA PRINCIPAL (107), UNA MEMORIA DE CACHE (104, 105) Y UN CONTROLADOR DE CACHE (106, 202). LA CPU GENERA SEÑALES DE CONTROL QUE INDICAN CUANDO UNA PETICION DE LA CPU ES UNA PETICION PARA UNA INSTRUCCION O PARA DATOS Y UNA SEGUNDA SEÑAL DE CONTROL DE LA CPU QUE INDICA CUANDO UNA PETICION ES PARA RECUPERAR INFORMACION DE LA MEMORIA O PARA ALMACENAR INFORMACION EN LA MEMORIA. EL CONTROLADOR DE CACHE INCLUYE UNA LOGICA DE ACCESO PREVIO (203) QUE ES SENSIBLE AL TIPO DE PETICION DE LA CPU PARA DETERMINAR LA CANTIDAD DE DATOS A SER ACCEDIDOS PREVIAMENTE EN LA MEMORIA CACHE DESDE LA MEMORIA PRINCIPAL.
ES97301963T 1996-04-22 1997-03-24 Sistema de computador con capacidad de busqueda previa en antememoria basada en tipos de peticion a la cpu. Expired - Lifetime ES2169319T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/636,112 US5802569A (en) 1996-04-22 1996-04-22 Computer system having cache prefetching amount based on CPU request types

Publications (1)

Publication Number Publication Date
ES2169319T3 true ES2169319T3 (es) 2002-07-01

Family

ID=24550492

Family Applications (1)

Application Number Title Priority Date Filing Date
ES97301963T Expired - Lifetime ES2169319T3 (es) 1996-04-22 1997-03-24 Sistema de computador con capacidad de busqueda previa en antememoria basada en tipos de peticion a la cpu.

Country Status (6)

Country Link
US (1) US5802569A (es)
EP (1) EP0803817B1 (es)
JP (1) JPH1055307A (es)
AT (1) ATE211837T1 (es)
DE (1) DE69709483T2 (es)
ES (1) ES2169319T3 (es)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6421715B1 (en) * 1997-06-11 2002-07-16 Oracle Corporation System and method for generating and transmitting a command in response to a request for additional data and data described in the request
US6085263A (en) * 1997-10-24 2000-07-04 Compaq Computer Corp. Method and apparatus for employing commit-signals and prefetching to maintain inter-reference ordering in a high-performance I/O processor
JP3289661B2 (ja) * 1997-11-07 2002-06-10 日本電気株式会社 キャッシュメモリシステム
US7089331B1 (en) * 1998-05-29 2006-08-08 Oracle International Corporation Method and mechanism for reducing client-side memory footprint of transmitted data
US6728839B1 (en) * 1998-10-28 2004-04-27 Cisco Technology, Inc. Attribute based memory pre-fetching technique
US8225002B2 (en) * 1999-01-22 2012-07-17 Network Disk, Inc. Data storage and data sharing in a network of heterogeneous computers
US7089367B1 (en) * 1999-08-11 2006-08-08 Intel Corporation Reducing memory access latencies from a bus using pre-fetching and caching
US6470427B1 (en) * 1999-11-09 2002-10-22 International Business Machines Corporation Programmable agent and method for managing prefetch queues
TW449695B (en) * 1999-11-26 2001-08-11 Via Tech Inc PCI data reading system for using reading requirement pipe and its method
US7389284B1 (en) 2000-02-29 2008-06-17 Oracle International Corporation Method and mechanism for efficient processing of remote-mapped queries
US6701387B1 (en) 2000-08-31 2004-03-02 Hewlett-Packard Development Company, L.P. Adaptive data fetch prediction algorithm
US6795878B2 (en) * 2000-12-11 2004-09-21 International Business Machines Corporation Verifying cumulative ordering of memory instructions
US7103590B1 (en) 2001-08-24 2006-09-05 Oracle International Corporation Method and system for pipelined database table functions
US6760818B2 (en) * 2002-05-01 2004-07-06 Koninklijke Philips Electronics N.V. Memory region based data pre-fetching
US6973457B1 (en) 2002-05-10 2005-12-06 Oracle International Corporation Method and system for scrollable cursors
US7610351B1 (en) 2002-05-10 2009-10-27 Oracle International Corporation Method and mechanism for pipelined prefetching
US6931494B2 (en) * 2002-09-09 2005-08-16 Broadcom Corporation System and method for directional prefetching
US6871246B2 (en) * 2003-05-07 2005-03-22 Freescale Semiconductor, Inc. Prefetch control in a data processing system
US7200719B2 (en) * 2003-07-31 2007-04-03 Freescale Semiconductor, Inc. Prefetch control in a data processing system
US7370153B1 (en) * 2004-08-06 2008-05-06 Nvidia Corporation System and method of pre-fetching using an extended data structure including required data and a pre-fetch flag
US7526604B1 (en) 2004-08-09 2009-04-28 Nvidia Corporation Command queueing speculative write prefetch
KR20060116916A (ko) * 2005-05-11 2006-11-16 삼성전자주식회사 텍스쳐 캐쉬 및 이를 구비한 3차원 그래픽 시스템, 그리고그것의 제어 방법
KR100648293B1 (ko) * 2005-08-09 2006-11-23 삼성전자주식회사 그래픽 시스템 및 그것의 그래픽 처리 방법
US7502913B2 (en) 2006-06-16 2009-03-10 Microsoft Corporation Switch prefetch in a multicore computer chip
JP4945200B2 (ja) * 2006-08-29 2012-06-06 株式会社日立製作所 計算機システム及びプロセッサの制御方法
US20100010965A1 (en) * 2008-07-08 2010-01-14 International Business Machines Corporation Query Management Systems
EP2529374A4 (en) 2010-01-28 2014-04-02 Hewlett Packard Development Co STORAGE ACCESS AND METHOD
US20140173170A1 (en) * 2012-12-14 2014-06-19 Hewlett-Packard Development Company, L.P. Multiple subarray memory access
US10268586B2 (en) * 2015-12-08 2019-04-23 Via Alliance Semiconductor Co., Ltd. Processor with programmable prefetcher operable to generate at least one prefetch address based on load requests
US11061853B2 (en) 2015-12-08 2021-07-13 Via Alliance Semiconductor Co., Ltd. Processor with memory controller including dynamically programmable functional unit
US10642617B2 (en) 2015-12-08 2020-05-05 Via Alliance Semiconductor Co., Ltd. Processor with an expandable instruction set architecture for dynamically configuring execution resources
US10521350B2 (en) 2016-07-20 2019-12-31 International Business Machines Corporation Determining the effectiveness of prefetch instructions
US10452395B2 (en) 2016-07-20 2019-10-22 International Business Machines Corporation Instruction to query cache residency
US10621095B2 (en) 2016-07-20 2020-04-14 International Business Machines Corporation Processing data based on cache residency
US10169239B2 (en) * 2016-07-20 2019-01-01 International Business Machines Corporation Managing a prefetch queue based on priority indications of prefetch requests
US10452551B2 (en) * 2016-12-12 2019-10-22 Intel Corporation Programmable memory prefetcher for prefetching multiple cache lines based on data in a prefetch engine control register
US11157285B2 (en) * 2020-02-06 2021-10-26 International Business Machines Corporation Dynamic modification of instructions that do not modify the architectural state of a processor
US20240377945A1 (en) * 2023-05-09 2024-11-14 Samsung Electronics Co., Ltd. Systems and methods for cache management of a storage device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3898624A (en) * 1973-06-14 1975-08-05 Amdahl Corp Data processing system with variable prefetch and replacement algorithms
US4489378A (en) * 1981-06-05 1984-12-18 International Business Machines Corporation Automatic adjustment of the quantity of prefetch data in a disk cache operation
US4928239A (en) * 1986-06-27 1990-05-22 Hewlett-Packard Company Cache memory with variable fetch and replacement schemes
US4882642A (en) * 1987-07-02 1989-11-21 International Business Machines Corporation Sequentially processing data in a cached data storage system
US4994962A (en) * 1988-10-28 1991-02-19 Apollo Computer Inc. Variable length cache fill
US5146578A (en) * 1989-05-01 1992-09-08 Zenith Data Systems Corporation Method of varying the amount of data prefetched to a cache memory in dependence on the history of data requests
US5133060A (en) * 1989-06-05 1992-07-21 Compuadd Corporation Disk controller includes cache memory and a local processor which limits data transfers from memory to cache in accordance with a maximum look ahead parameter
EP0463874A2 (en) * 1990-06-29 1992-01-02 Digital Equipment Corporation Cache arrangement for file system in digital data processing system
US5410653A (en) * 1992-06-16 1995-04-25 International Business Machines Corporation Asynchronous read-ahead disk caching using multiple disk I/O processes and dynamically variable prefetch length
US5361391A (en) * 1992-06-22 1994-11-01 Sun Microsystems, Inc. Intelligent cache memory and prefetch method based on CPU data fetching characteristics
US5588128A (en) * 1993-04-02 1996-12-24 Vlsi Technology, Inc. Dynamic direction look ahead read buffer
US5550998A (en) * 1993-06-14 1996-08-27 Storage Technology Corporation Pre-seeking process for enhancing reading and writing performance in a mass storage system having multiple individual disk drives

Also Published As

Publication number Publication date
JPH1055307A (ja) 1998-02-24
EP0803817A1 (en) 1997-10-29
EP0803817B1 (en) 2002-01-09
DE69709483D1 (de) 2002-02-14
DE69709483T2 (de) 2002-09-19
US5802569A (en) 1998-09-01
ATE211837T1 (de) 2002-01-15

Similar Documents

Publication Publication Date Title
ES2169319T3 (es) Sistema de computador con capacidad de busqueda previa en antememoria basada en tipos de peticion a la cpu.
US6219759B1 (en) Cache memory system
CA2027226A1 (en) Information Processing System
KR970029103A (ko) 데이터 처리 시스템 및 데이터 처리 방법
KR960001988A (ko) 데이타프리페치방법 및 그를 위한 정보처리장치
KR960701403A (ko) 스플릿 레벨의 데이타 캐시 시스템의 동기성을 위한 시스템과 그 방법
KR920016941A (ko) 데이타 처리 캐쉬기억장치 및 이를 장착한 데이타 프로세서
KR970049498A (ko) 논 캐셔블 반복 연산 명령을 갖는 중앙 처리 장치
JPH08185355A (ja) データメモリおよびその動作方法
EP0321793A3 (en) Apparatus for forcing a reload from main memory upon cache memory error
CA2357085A1 (en) Cache update method and cache update control system employing non-blocking type cache
GB2297398A (en) Accessing cache memories
KR860000595A (ko) 정보처리장치를 위한 메모리액세스 제어방식
KR900007135B1 (ko) 우선 선택회로를 갖는 바퍼 스토리지 제어 시스템
JPS5680872A (en) Buffer memory control system
RU99123716A (ru) Способ выполнения операций считывания в мультипроцессорной компьютерной системе
KR900018808A (ko) 파이프라인방식(pipeline 方式)의 마이크로프로세서
US20120110268A1 (en) Data processing apparatus and data processing method
EP1465198A3 (en) Media-processing device using an external storage device
EP0655689A2 (en) Cache memory control system
ATE220810T1 (de) Informationsverarbeitungssystem mit einem cachespeicher und vorrichtung zur datenvorausholung
EP0156307A3 (en) Pipelined processor having dual cache memories
KR860007590A (ko) 버퍼메모리 제어시스템
JPH0516058B2 (es)
EP0646921B1 (en) Information transmission system

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 803817

Country of ref document: ES