[go: up one dir, main page]

DE69222554D1 - Paritätsprüfungsschaltung für Speicher mit doppelter Gültigkeitsanzeige - Google Patents

Paritätsprüfungsschaltung für Speicher mit doppelter Gültigkeitsanzeige

Info

Publication number
DE69222554D1
DE69222554D1 DE69222554T DE69222554T DE69222554D1 DE 69222554 D1 DE69222554 D1 DE 69222554D1 DE 69222554 T DE69222554 T DE 69222554T DE 69222554 T DE69222554 T DE 69222554T DE 69222554 D1 DE69222554 D1 DE 69222554D1
Authority
DE
Germany
Prior art keywords
memory
double
parity check
check circuit
validity indication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69222554T
Other languages
English (en)
Other versions
DE69222554T2 (de
Inventor
Bahador Rastegar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
SGS Thomson Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics Inc filed Critical SGS Thomson Microelectronics Inc
Application granted granted Critical
Publication of DE69222554D1 publication Critical patent/DE69222554D1/de
Publication of DE69222554T2 publication Critical patent/DE69222554T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • Debugging And Monitoring (AREA)
DE69222554T 1991-03-29 1992-03-27 Paritätsprüfungsschaltung für Speicher mit doppelter Gültigkeitsanzeige Expired - Fee Related DE69222554T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/677,313 US5339322A (en) 1991-03-29 1991-03-29 Cache tag parity detect circuit

Publications (2)

Publication Number Publication Date
DE69222554D1 true DE69222554D1 (de) 1997-11-13
DE69222554T2 DE69222554T2 (de) 1998-03-12

Family

ID=24718193

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69222554T Expired - Fee Related DE69222554T2 (de) 1991-03-29 1992-03-27 Paritätsprüfungsschaltung für Speicher mit doppelter Gültigkeitsanzeige

Country Status (5)

Country Link
US (1) US5339322A (de)
EP (1) EP0506474B1 (de)
JP (1) JPH0594377A (de)
KR (1) KR920018775A (de)
DE (1) DE69222554T2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5311477A (en) * 1991-07-17 1994-05-10 Sgs-Thomson Microelectronics, Inc. Integrated circuit memory device having flash clear
US5287322A (en) * 1991-07-17 1994-02-15 Sgs-Thomson Microelectronics, Inc. Integrated circuit dual-port memory device having reduced capacitance
US5297094A (en) * 1991-07-17 1994-03-22 Sgs-Thomson Microelectronics, Inc. Integrated circuit memory device with redundant rows
US5513335A (en) * 1992-11-02 1996-04-30 Sgs-Thomson Microelectronics, Inc. Cache tag memory having first and second single-port arrays and a dual-port array
DE69414247T2 (de) * 1994-08-15 1999-03-25 United Microelectronics Corp., Hsinchu Gerät zur automatischen Erkennung und Aktivierung/Ausschaltung für Paritätsbits eines Rechnerspeicherssystems
US6067642A (en) * 1995-02-21 2000-05-23 Automotive Systems Laboratory, Inc. Diagnostic method with pre-assembly fault recording lock-out
US5606662A (en) * 1995-03-24 1997-02-25 Advanced Micro Devices, Inc. Auto DRAM parity enable/disable mechanism
US5825204A (en) * 1996-03-21 1998-10-20 Hashimoto; Masashi Apparatus and method for a party check logic circuit in a dynamic random access memory
US6012123A (en) * 1997-06-10 2000-01-04 Adaptec Inc External I/O controller system for an independent access parity disk array
US6292906B1 (en) * 1997-12-17 2001-09-18 Intel Corporation Method and apparatus for detecting and compensating for certain snoop errors in a system with multiple agents having cache memories
US7747933B2 (en) * 2005-07-21 2010-06-29 Micron Technology, Inc. Method and apparatus for detecting communication errors on a bus
US9612972B2 (en) 2012-12-03 2017-04-04 Micron Technology, Inc. Apparatuses and methods for pre-fetching and write-back for a segmented cache memory
US9454482B2 (en) * 2013-06-27 2016-09-27 Apple Inc. Duplicate tag structure employing single-port tag RAM and dual-port state RAM

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4084236A (en) * 1977-02-18 1978-04-11 Honeywell Information Systems Inc. Error detection and correction capability for a memory system
US4528666A (en) * 1983-01-03 1985-07-09 Texas Instruments Incorporated Memory system with built in parity
DE3433679A1 (de) * 1984-09-13 1986-03-27 Siemens AG, 1000 Berlin und 8000 München Verfahren und anordnung zur sicherung von wichtigen informationen in speichereinheiten mit wahlweisem zugriff, insbesondere von steuerbits in als cache-speicher arbeitenden pufferspeichern einer datenverarbeitungsanlage
US4713755A (en) * 1985-06-28 1987-12-15 Hewlett-Packard Company Cache memory consistency control with explicit software instructions
JPH0668735B2 (ja) * 1987-02-09 1994-08-31 日本電気アイシーマイコンシステム株式会社 キヤツシユメモリ−
US4833601A (en) * 1987-05-28 1989-05-23 Bull Hn Information Systems Inc. Cache resiliency in processing a variety of address faults
US4977498A (en) * 1988-04-01 1990-12-11 Digital Equipment Corporation Data processing system having a data memory interlock coherency scheme
EP0439952A3 (en) * 1990-01-31 1992-09-09 Sgs-Thomson Microelectronics, Inc. Dual-port cache tag memory

Also Published As

Publication number Publication date
DE69222554T2 (de) 1998-03-12
JPH0594377A (ja) 1993-04-16
US5339322A (en) 1994-08-16
KR920018775A (ko) 1992-10-22
EP0506474A1 (de) 1992-09-30
EP0506474B1 (de) 1997-10-08

Similar Documents

Publication Publication Date Title
DE69222554D1 (de) Paritätsprüfungsschaltung für Speicher mit doppelter Gültigkeitsanzeige
DE69910320D1 (de) Technik für Einzelfehlerkorrektur im Cachespeicher mit Subblock-Paritätenbits
DE69027385D1 (de) Programmierbares fehlerkorrekturgerät innerhalb eines personensuchempfängers
JPS55105900A (en) Error correction/detection system
DE69031527D1 (de) Pipelinefehlerprüfung und Korrektur für Cache-Speicher
DE3587145D1 (de) Puffersystem mit erkennung von lese- oder schreibschaltungsfehlern.
IT1249480B (it) Sistema per la rivelazione di errori in segnali a codificazione discreta.
EP0265639A3 (de) Ausfallerkennung von Fehlerprüfungs- und -korrekturschaltung
DE3750460D1 (de) Halbleiterspeichergerät.
DE69126057D1 (de) Ein Informationsverarbeitungsgerät mit einer Fehlerprüf- und Korrekturschaltung
KR850004675A (ko) 오차교정 및 검출 시스템
SG26320G (en) Error detection
DE58909423D1 (de) Messwertgeber-Fehlererkennungsschaltung.
US4384353A (en) Method and means for internal error check in a digital memory
CA2015405A1 (en) Packet synchronization utilizing a multi-length packet format including check sequence (s)
DE69216172D1 (de) Schaltung und Verfahren zur Fehlerdetektion und -korrektur von Datenwörtern mit Prüfbits
JPS55157042A (en) Information processor
ES2090751T3 (es) Aparato para la recepcion de datos.
JPS56156996A (en) Diagnosis system of storage device
ES2072396T3 (es) Aparato decodificador.
JPS5555500A (en) Memory error correction system
FR2655748B1 (fr) Circuit decaleur avec generateur de bits de parite.
DE3855262D1 (de) Gerät zum Empfang von Daten
JPS57168543A (en) Decoding device
JPS56148798A (en) Error detection system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee