[go: up one dir, main page]

DE3688363D1 - Unterbrechungsabwicklung in einem multiprozessorrechnersystem. - Google Patents

Unterbrechungsabwicklung in einem multiprozessorrechnersystem.

Info

Publication number
DE3688363D1
DE3688363D1 DE8686308020T DE3688363T DE3688363D1 DE 3688363 D1 DE3688363 D1 DE 3688363D1 DE 8686308020 T DE8686308020 T DE 8686308020T DE 3688363 T DE3688363 T DE 3688363T DE 3688363 D1 DE3688363 D1 DE 3688363D1
Authority
DE
Germany
Prior art keywords
interrupt
priority
response
processing unit
multiplexer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686308020T
Other languages
English (en)
Other versions
DE3688363T2 (de
Inventor
Amico Lynn W D
James M Guyer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of DE3688363D1 publication Critical patent/DE3688363D1/de
Application granted granted Critical
Publication of DE3688363T2 publication Critical patent/DE3688363T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
DE86308020T 1985-11-15 1986-10-16 Unterbrechungsabwicklung in einem Multiprozessorrechnersystem. Expired - Fee Related DE3688363T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/798,561 US4796176A (en) 1985-11-15 1985-11-15 Interrupt handling in a multiprocessor computing system

Publications (2)

Publication Number Publication Date
DE3688363D1 true DE3688363D1 (de) 1993-06-03
DE3688363T2 DE3688363T2 (de) 1993-10-21

Family

ID=25173719

Family Applications (1)

Application Number Title Priority Date Filing Date
DE86308020T Expired - Fee Related DE3688363T2 (de) 1985-11-15 1986-10-16 Unterbrechungsabwicklung in einem Multiprozessorrechnersystem.

Country Status (7)

Country Link
US (1) US4796176A (de)
EP (1) EP0223413B1 (de)
JP (1) JPS62156752A (de)
AT (1) ATE88821T1 (de)
AU (1) AU585076B2 (de)
CA (1) CA1265624A (de)
DE (1) DE3688363T2 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0606102A1 (de) * 1986-09-19 1994-07-13 International Business Machines Corporation Ein-Ausgabeschnittstellensteuerung zum Verbinden eines synchronen Busses mit einem asynchronen Bus und Verfahren zur Operationsausführung auf den Bussen
FI884026L (fi) * 1987-09-03 1989-03-04 Honeywell Bull Mikroprocessors vektoravbrott.
JPH0215378A (ja) * 1988-03-23 1990-01-19 Du Pont Pixel Syst Ltd グラフィックス処理システムおよびその方法
JPH01295355A (ja) * 1988-05-24 1989-11-29 Fanuc Ltd マルチマスタバス用割込制御回路
US5193187A (en) * 1989-12-29 1993-03-09 Supercomputer Systems Limited Partnership Fast interrupt mechanism for interrupting processors in parallel in a multiprocessor system wherein processors are assigned process ID numbers
DE69123987T2 (de) * 1990-01-31 1997-04-30 Hewlett Packard Co Stossbetrieb für Mikroprozessor mit externem Systemspeicher
KR950008837B1 (ko) * 1990-03-09 1995-08-08 후지쓰 가부시끼가이샤 멀티 프로세서 시스템용 제어시스템
JP2855298B2 (ja) * 1990-12-21 1999-02-10 インテル・コーポレーション 割込み要求の仲裁方法およびマルチプロセッサシステム
US5613128A (en) * 1990-12-21 1997-03-18 Intel Corporation Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
US5555420A (en) * 1990-12-21 1996-09-10 Intel Corporation Multiprocessor programmable interrupt controller system with separate interrupt bus and bus retry management
DE4211245B4 (de) * 1991-04-05 2009-05-14 Kabushiki Kaisha Toshiba, Kawasaki Prozessorsystem in Parallelverarbeitungsbauart und Verfahren zu dessen Steuerung
EP0535821B1 (de) * 1991-09-27 1997-11-26 Sun Microsystems, Inc. Verfahren und Gerät für die dynamische Zuweisung von unadressierten Unterbrechungen
US5581770A (en) * 1992-06-04 1996-12-03 Mitsubishi Denki Kabushiki Kaisha Floating interruption handling system and method
US5428796A (en) * 1992-08-26 1995-06-27 International Business Machines Corporation System and method for regulating access to direct access storage devices in data processing systems
EP0602858A1 (de) * 1992-12-18 1994-06-22 International Business Machines Corporation Vorrichtung und Verfahren zur Unterbrechungsbedienung in einem Mehrrechnersystem
JP3242508B2 (ja) * 1993-11-05 2001-12-25 松下電器産業株式会社 マイクロコンピュータ
GB2298503B (en) * 1993-12-16 1998-08-12 Intel Corp Multiple programmable interrupt controllers in a computer system
US5568649A (en) * 1994-05-31 1996-10-22 Advanced Micro Devices Interrupt cascading and priority configuration for a symmetrical multiprocessing system
KR100194039B1 (ko) * 1996-04-19 1999-06-15 윤종용 엠펙 시스템의 우선순위 처리회로
US6701429B1 (en) 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
JP2003029932A (ja) * 2001-07-18 2003-01-31 Hitachi Ltd ディスク制御装置
US20040003018A1 (en) * 2002-06-26 2004-01-01 Pentkovski Vladimir M. Method and system for efficient handlings of serial and parallel java operations
US20040111549A1 (en) * 2002-12-10 2004-06-10 Intel Corporation Method, system, and program for improved interrupt processing
US20040148441A1 (en) * 2003-01-20 2004-07-29 Fanuc Ltd. Device and method for transmitting wired or signal between two systems
US7529875B2 (en) * 2003-08-20 2009-05-05 International Business Machines Corporation Assigning interrupts for input/output (I/O) devices among nodes of a non-uniform memory access (NUMA) system
US7568056B2 (en) * 2005-03-28 2009-07-28 Nvidia Corporation Host bus adapter that interfaces with host computer bus to multiple types of storage devices
US9519532B2 (en) * 2014-01-20 2016-12-13 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Handling system interrupts with long-running recovery actions
US10282327B2 (en) 2017-01-19 2019-05-07 International Business Machines Corporation Test pending external interruption instruction

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4038644A (en) 1975-11-19 1977-07-26 Ncr Corporation Destination selection apparatus for a bus oriented computer system
US4488217A (en) * 1979-03-12 1984-12-11 Digital Equipment Corporation Data processing system with lock-unlock instruction facility
FR2457521B1 (fr) * 1979-05-23 1985-12-27 Thomson Csf Systeme multiprocesseur de traitement de signal
EP0044765B1 (de) * 1980-07-08 1985-06-05 Thomson-Csf Telephone Verfahren und Einrichtung zur prioritätsgesteuerten Auswahl verschiedener Teilsysteme
US4423384A (en) * 1981-12-21 1983-12-27 Motorola, Inc. Asynchronous multi-port arbiter
US4454581A (en) * 1982-06-01 1984-06-12 Control Data Corporation Bus contention circuit
US4513284A (en) * 1983-03-24 1985-04-23 General Signal Corporation Console priority control
US4577273A (en) * 1983-06-06 1986-03-18 Sperry Corporation Multiple microcomputer system for digital computers
US4611297A (en) * 1983-08-18 1986-09-09 Pitney Bowes Inc. Bus grant circuit
US4633394A (en) * 1984-04-24 1986-12-30 International Business Machines Corp. Distributed arbitration for multiple processors
US4662313A (en) 1985-10-23 1987-05-05 Xerox Corporation Image density controller
US4908749A (en) 1985-11-15 1990-03-13 Data General Corporation System for controlling access to computer bus having address phase and data phase by prolonging the generation of request signal

Also Published As

Publication number Publication date
JPS62156752A (ja) 1987-07-11
EP0223413B1 (de) 1993-04-28
EP0223413A2 (de) 1987-05-27
AU585076B2 (en) 1989-06-08
DE3688363T2 (de) 1993-10-21
AU6394686A (en) 1987-05-21
CA1265624A (en) 1990-02-06
EP0223413A3 (en) 1989-01-25
US4796176A (en) 1989-01-03
ATE88821T1 (de) 1993-05-15

Similar Documents

Publication Publication Date Title
DE3688363D1 (de) Unterbrechungsabwicklung in einem multiprozessorrechnersystem.
JPS55112651A (en) Virtual computer system
ATE17408T1 (de) Rechner- oder prozesssteuersysteme.
CA2009555A1 (en) Virtual computer system having improved input/output interrupt control
ATE233934T1 (de) Leistungssteuerungssystem für rechner
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
GB1373828A (en) Data processing systems
US4084233A (en) Microcomputer apparatus
JPS56114063A (en) Multiprocessor
ATE128777T1 (de) Echtzeit-input/output-methode fuer ein vektor- prozessor-system.
KR830010423A (ko) 데이터 처리 시스템의 데이터 교환방식
JPS5680722A (en) Interprocessor control system
JPS57113144A (en) Stored program computer
JPS55112624A (en) Diagnosis unit for input and output bus and input and output device
JPS5271147A (en) Common panel control system for data processing unit
JPS55113182A (en) Virtual computer system with tlb
JPS5717058A (en) Control system of microprogram
JPS5622149A (en) Monitoring system for electronic computer system
JPS5518720A (en) Multiple computer system
KR960029993A (ko) 컴퓨터 분야의 인터럽트 제어 장치
EP0278263A3 (de) Mehrfachbus-Direktspeicherzugriffssteuerungsgerät
JPS5733473A (en) Memory access control system
JPS57105047A (en) Interruption processing system of computer measuring control system
JPS56155453A (en) Program execution controlling system
JPS54114945A (en) Information processing system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee