[go: up one dir, main page]

ATE128777T1 - Echtzeit-input/output-methode fuer ein vektor- prozessor-system. - Google Patents

Echtzeit-input/output-methode fuer ein vektor- prozessor-system.

Info

Publication number
ATE128777T1
ATE128777T1 AT92904950T AT92904950T ATE128777T1 AT E128777 T1 ATE128777 T1 AT E128777T1 AT 92904950 T AT92904950 T AT 92904950T AT 92904950 T AT92904950 T AT 92904950T AT E128777 T1 ATE128777 T1 AT E128777T1
Authority
AT
Austria
Prior art keywords
real
time
processor system
output method
time input
Prior art date
Application number
AT92904950T
Other languages
English (en)
Inventor
Richard D Pribnow
Galen Flunker
George W Leedom
Alan J Schiffleger
Original Assignee
Cray Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Research Inc filed Critical Cray Research Inc
Application granted granted Critical
Publication of ATE128777T1 publication Critical patent/ATE128777T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4818—Priority circuits therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Complex Calculations (AREA)
AT92904950T 1991-03-28 1991-11-21 Echtzeit-input/output-methode fuer ein vektor- prozessor-system. ATE128777T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US67764791A 1991-03-28 1991-03-28

Publications (1)

Publication Number Publication Date
ATE128777T1 true ATE128777T1 (de) 1995-10-15

Family

ID=24719582

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92904950T ATE128777T1 (de) 1991-03-28 1991-11-21 Echtzeit-input/output-methode fuer ein vektor- prozessor-system.

Country Status (5)

Country Link
US (1) US5390300A (de)
EP (1) EP0577614B1 (de)
AT (1) ATE128777T1 (de)
DE (1) DE69113639T2 (de)
WO (1) WO1992017840A1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5683874A (en) * 1991-03-27 1997-11-04 Research Corporation Technologies, Inc. Single-stranded circular oligonucleotides capable of forming a triplex with a target sequence
JP3147432B2 (ja) 1991-10-09 2001-03-19 株式会社日立製作所 パイプライン処理装置
US5623685A (en) * 1994-12-01 1997-04-22 Cray Research, Inc. Vector register validity indication to handle out-of-order element arrival for a vector computer with variable memory latency
US6012135A (en) * 1994-12-01 2000-01-04 Cray Research, Inc. Computer having multiple address ports, each having logical address translation with base and limit memory management
US6044430A (en) * 1997-12-17 2000-03-28 Advanced Micro Devices Inc. Real time interrupt handling for superscalar processors
TW444162B (en) * 1998-06-30 2001-07-01 Sony Corp Information processing apparatus, information processing method, and recording medium
US6851006B2 (en) * 2001-08-25 2005-02-01 International Business Machines Corporation Interruption handler-operating system dialog for operating system handling of hardware interruptions
US7386642B2 (en) * 2005-01-28 2008-06-10 Sony Computer Entertainment Inc. IO direct memory access system and method
JP2006216042A (ja) * 2005-02-04 2006-08-17 Sony Computer Entertainment Inc 割り込み処理のためのシステムおよび方法
US7680972B2 (en) * 2005-02-04 2010-03-16 Sony Computer Entertainment Inc. Micro interrupt handler
KR102117511B1 (ko) * 2013-07-30 2020-06-02 삼성전자주식회사 프로세서 및 메모리 제어 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3508206A (en) * 1967-05-01 1970-04-21 Control Data Corp Dimensioned interrupt
US4418382A (en) * 1980-05-06 1983-11-29 Allied Corporation Information exchange processor
FI76893C (fi) * 1980-09-29 1988-12-12 Honeywell Inf Systems Kommunikationsmultiplexer med dubbla mikroprocessorer.
EP0067519B1 (de) * 1981-05-29 1985-10-02 THE GENERAL ELECTRIC COMPANY, p.l.c. Nachrichtenübertragungssystem
GB2099619B (en) * 1981-05-29 1985-09-18 Gen Electric Plc Data processing arrangements
US4901230A (en) * 1983-04-25 1990-02-13 Cray Research, Inc. Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US4937777A (en) * 1987-10-07 1990-06-26 Allen-Bradley Company, Inc. Programmable controller with multiple task processors

Also Published As

Publication number Publication date
WO1992017840A1 (en) 1992-10-15
EP0577614A1 (de) 1994-01-12
DE69113639D1 (de) 1995-11-09
US5390300A (en) 1995-02-14
DE69113639T2 (de) 1996-03-07
EP0577614B1 (de) 1995-10-04

Similar Documents

Publication Publication Date Title
NZ334674A (en) System for allowing I/O processor to operate under different transfer algorithms
AU7097900A (en) Branch instructions in a multithreaded parallel processing system
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
EP0749597A4 (de) Architektur für ein auf mehrere rechner verteiltes abarbeitungsprotokoll
MY107793A (en) Battery operated computer power management system
TW353738B (en) System and method for handling software interrupts with argument passing
ES434009A1 (es) Procedimiento para preparar 1, 4-dioxano-2, 5-dionas asime- tricamente sustituidas.
ATE17408T1 (de) Rechner- oder prozesssteuersysteme.
ATE128777T1 (de) Echtzeit-input/output-methode fuer ein vektor- prozessor-system.
DE58907868D1 (de) Modular strukturiertes ISDN-Kommunikationssystem.
ATE161980T1 (de) System zum betrieb von anwendungs-software in einer sicherheitskritischen umgebung
ATE85713T1 (de) Digitalprozessorsteuerung.
MY100954A (en) Data processing system with cpu register to register data transfers overlapped with data transfer to and from main storage.
Narasimhan et al. Condor: An architecture for controlling the utah-mit dexterous hand
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
MY145729A (en) Computing system capable of reducing power consumption by distributing execution of instruction across multiple processors and method therefore
KR880013062A (ko) 코프로세서 및 그 제어방법
SE8200314L (sv) Moduluppbyggt, decentraliserat databehandlingssystem
MY114652A (en) Personal computer with local bus arbitration.
MY116719A (en) Using intelligent bridges with pico-code to improve interrupt response
ATE175282T1 (de) Gezielte rücksetzungen in einem datenprozessor
JPS57113144A (en) Stored program computer
ES2002300A6 (es) Un sistema de tratamiento de datos, particularmente para ordenadores de escala ultra grande destinados a realizar calculos cientificos
EP1133732A4 (de) Geteilte computer-architektur
JPS6474673A (en) Control system for address conversion of vector processor