[go: up one dir, main page]

CN113161435A - Thermosensitive detector structure and integration method thereof - Google Patents

Thermosensitive detector structure and integration method thereof Download PDF

Info

Publication number
CN113161435A
CN113161435A CN202110260894.8A CN202110260894A CN113161435A CN 113161435 A CN113161435 A CN 113161435A CN 202110260894 A CN202110260894 A CN 202110260894A CN 113161435 A CN113161435 A CN 113161435A
Authority
CN
China
Prior art keywords
layer
dielectric layer
substrate
type doped
doped germanium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110260894.8A
Other languages
Chinese (zh)
Inventor
亨利·H·阿达姆松
戚璇
焦斌斌
王桂磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Greater Bay Area Institute of Integrated Circuit and System
Original Assignee
Guangdong Greater Bay Area Institute of Integrated Circuit and System
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Greater Bay Area Institute of Integrated Circuit and System filed Critical Guangdong Greater Bay Area Institute of Integrated Circuit and System
Priority to CN202110260894.8A priority Critical patent/CN113161435A/en
Publication of CN113161435A publication Critical patent/CN113161435A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/40—Optical elements or arrangements
    • H10F77/413—Optical elements or arrangements directly associated or integrated with the devices, e.g. back reflectors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01J—MEASUREMENT OF INTENSITY, VELOCITY, SPECTRAL CONTENT, POLARISATION, PHASE OR PULSE CHARACTERISTICS OF INFRARED, VISIBLE OR ULTRAVIOLET LIGHT; COLORIMETRY; RADIATION PYROMETRY
    • G01J5/00—Radiation pyrometry, e.g. infrared or optical thermometry
    • G01J5/10—Radiation pyrometry, e.g. infrared or optical thermometry using electric radiation detectors
    • G01J5/20—Radiation pyrometry, e.g. infrared or optical thermometry using electric radiation detectors using resistors, thermistors or semiconductors sensitive to radiation, e.g. photoconductive devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F30/00—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors
    • H10F30/20—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors
    • H10F30/21—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation
    • H10F30/22—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes
    • H10F30/223—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes the potential barrier being a PIN barrier
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/121—The active layers comprising only Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/10—Semiconductor bodies
    • H10F77/12—Active materials
    • H10F77/122—Active materials comprising only Group IV materials
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Photometry And Measurement Of Optical Pulse Characteristics (AREA)

Abstract

The invention relates to a thermosensitive detector structure and an integration method thereof. A thermal detector structure comprising: the substrate is provided with a reading circuit structure, and a dielectric layer, a P-type doped germanium layer, an intrinsic layer and an N-type doped germanium layer are sequentially stacked on the substrate; wherein, the dielectric layer has a cavity structure therein, and the intrinsic layer is made of Ge1‑xSixThe layers and the Ge layers are alternately stacked to form an n-layer structure, x is more than 0 and less than or equal to 0.3, and n is more than or equal to 2. The invention has a P-I-N suspension hollow structure, and light can be reflected to the P-I-N structure in the hollow structure after being absorbed, compared with the light absorption of the traditional detectorThe rate is obviously improved.

Description

Thermosensitive detector structure and integration method thereof
Technical Field
The invention relates to the field of semiconductor devices, in particular to a thermosensitive detector structure and an integration method thereof.
Background
The heat-sensitive detector is a device for detecting by using the principle of thermal effect generated by irradiating an object with infrared radiation. This material, also known as a thermistor, has a conductivity that changes with the absorption of infrared photons. In the case of photons, when infrared photons emit light, electrons are obtained by the transition of the valence band to the conduction band. Due to the photon principle, imaging of such detectors provides high resolution in the short wavelength infrared band, but also absorbs longer infrared wavelengths. The influence on the absorption rate of infrared light directly influences the sensitivity, detection rate and other performances of the detector. The existing heat-sensitive detector is limited by low absorption rate of infrared light and has insufficient performance.
Disclosure of Invention
The invention mainly aims to provide a heat-sensitive detector structure, which is provided with a P-I-N suspension hollow structure, light can be reflected to the P-I-N structure in the hollow structure after being absorbed, and the light absorption rate is obviously improved compared with that of the traditional detector.
Another object of the present invention is to provide an integration method of the above-mentioned thermal detector structure, which uses amorphous silicon to form a cavity under the P-I-N stacked structure, and can improve the light absorption rate by utilizing the reflection of light in the cavity after light absorption, thereby improving the electrical performance of the thermal detector.
In order to achieve the above object, the present invention provides the following technical solutions.
A thermal detector structure comprising:
the substrate is provided with a reading circuit structure, and a dielectric layer, a P-type doped germanium layer, an intrinsic layer and an N-type doped germanium layer are sequentially stacked on the substrate;
wherein, the dielectric layer has a cavity structure therein, and the intrinsic layer is made of Ge1-xSixThe layers and the Ge layers are alternately stacked to form an n-layer structure, x is more than 0 and less than or equal to 0.3, and n is more than or equal to 2.
A method of integrating a thermal-type detector structure, comprising:
providing a support substrate: providing a support substrate having a readout circuitry structure;
reforming a support substrate: sequentially stacking a first dielectric layer and an amorphous silicon layer on the surface of the supporting substrate close to the reading circuit structure; photoetching and etching the amorphous silicon layer to enable the amorphous silicon layer to only cover part of the surface of the first dielectric layer, then depositing a second dielectric layer, wherein the second dielectric layer is bordered by the first dielectric layer and wraps the amorphous silicon layer;
providing a sacrificial substrate: the sacrificial substrate is formed by sequentially stacking a back substrate, an intrinsic layer and a P-type doped germanium layer, wherein the intrinsic layer is formed by Ge1-xSixThe layer and the Ge layer are alternately stacked to form an n-layer structure, x is more than 0 and less than or equal to 0.3, and n is more than or equal to 2;
bonding: after the second dielectric layer is deposited, the read-out circuit structure and the P-type doped germanium layer in the supporting substrate are respectively used as bonding surfaces, and the supporting substrate and the sacrificial substrate are bonded;
and (3) a post-bonding process:
removing the back substrate; forming an N-type doped germanium layer on the surface of the intrinsic layer;
and etching to remove the amorphous silicon layer, so that a cavity structure is formed between the second dielectric layer and the first dielectric layer.
Compared with the prior art, the invention achieves the following technical effects.
(1) According to the invention, the amorphous silicon is used for forming the cavity below the P-I-N stacked structure, so that the light absorption rate can be improved by utilizing the reflection of the light absorbed in the cavity, and the electrical property of the thermosensitive detector is improved.
(2) The invention bonds the substrate which is also manufactured into a part of the detector structure in the substrate of the reading circuit structure, simplifies the integration flow, improves the integration level, is beneficial to reducing the system size, improving the system performance (reducing the length of the interconnection line) and the like.
(3) The intrinsic layer adopts Ge1-xSixThe layers and the Ge layers are alternately stacked, so that the quantum effect is favorably improved, and the photoelectric conversion efficiency is enhanced.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention.
FIG. 1 is a schematic diagram of an integrated structure of a detector provided by the present invention;
fig. 2 to 9 are schematic structural diagrams obtained in steps of the detector integration method provided in embodiment 1.
Detailed Description
Hereinafter, embodiments of the present disclosure will be described with reference to the accompanying drawings. It should be understood that the description is illustrative only and is not intended to limit the scope of the present disclosure. Moreover, in the following description, descriptions of well-known structures and techniques are omitted so as to not unnecessarily obscure the concepts of the present disclosure.
Various structural schematics according to embodiments of the present disclosure are shown in the figures. The figures are not drawn to scale, wherein certain details are exaggerated and possibly omitted for clarity of presentation. The shapes of various regions, layers, and relative sizes and positional relationships therebetween shown in the drawings are merely exemplary, and deviations may occur in practice due to manufacturing tolerances or technical limitations, and a person skilled in the art may additionally design regions/layers having different shapes, sizes, relative positions, as actually required.
In the context of the present disclosure, when a layer/element is referred to as being "on" another layer/element, it can be directly on the other layer/element or intervening layers/elements may be present. In addition, if a layer/element is "on" another layer/element in one orientation, then that layer/element may be "under" the other layer/element when the orientation is reversed.
The thermal-type detector shown in fig. 1 includes a substrate 101 having a read-out circuit structure (ROIC) on which a dielectric layer, a P-type doped germanium layer 203, an intrinsic layer 202, and an N-type doped germanium layer 204 are sequentially stacked.
The dielectric layer has a cavity 105 therein, and may be formed by compounding multiple layers of the same or different materials, and usually employs silicon oxide.
The intrinsic layer 202 is made of Ge1-xSixThe layers and the Ge layers are alternately stacked to form an n-layer structure, x is more than 0 and less than or equal to 0.3, and n is more than or equal to 2. In the intrinsic layer, Ge1-xSixThe tensile stress layer is favorable for improving the quantum effect and enhancing the photoelectric conversion efficiency. Meanwhile, the material contacting the P-type doped germanium layer or the N-type doped germanium layer may be a Ge layer or Ge1-ySiyAnd (3) a layer.
In addition, the number of alternation can be arbitrarily adjusted according to the device requirements, and the intrinsic layer may have a multilayer structure of 2 layers, 3 layers, 4 layers, etc., including but not limited to the intrinsic layer structure listed in table 1 below.
TABLE 1
Figure BDA0002969920290000031
Figure BDA0002969920290000041
The thermal detector shown in fig. 1 has various integration methods, such as preparing discrete devices first and then integrating, but because of the problems of inaccurate alignment, the present invention provides a method for manufacturing a photonic device after integrating, and the basic flow is as follows.
Preparing a substrate:
and providing a sacrificial substrate and a supporting substrate with a readout circuit structure, wherein the sacrificial substrate is formed by sequentially stacking a back substrate, an intrinsic layer and a P-type doped germanium layer.
Reforming a support substrate:
sequentially stacking a first dielectric layer and an amorphous silicon layer on the surface of the supporting substrate close to the reading circuit structure;
and photoetching and etching the amorphous silicon layer to enable the amorphous silicon layer to only cover part of the surface of the first dielectric layer, and then depositing a second dielectric layer, wherein the second dielectric layer is adjacent to the first dielectric layer and wraps the amorphous silicon layer.
Bonding:
after the second dielectric layer is deposited, the read-out circuit structure and the P-type doped germanium layer in the supporting substrate are respectively used as bonding surfaces, and the supporting substrate and the sacrificial substrate are bonded;
and (3) bonding process:
removing the back substrate;
forming an N-type doped germanium layer on the surface of the intrinsic layer;
and etching to remove the amorphous silicon layer, so that a cavity structure is formed between the second dielectric layer and the first dielectric layer.
After the above procedure is completed, a specific detector structure may be fabricated in a P-I-N stack structure, and then the readout circuitry structure and the detector structure are interconnected.
According to the method provided by the invention, firstly, the amorphous silicon is used for forming the cavity below the P-I-N stacked structure, and the light absorption rate can be improved by utilizing the reflection in the cavity after light absorption, so that the electrical property of the thermosensitive detector is improved.
In addition, the invention simplifies the integration flow and improves the integration level, for example, the integration discrete devices have the problems of complexity, low integration level and the like in interconnection; another aspect is to fabricate the probe structure after integration, bypassing the problem of precise alignment (mainly referring to alignment of the electronic structure and the probe structure).
The method is suitable for any vertical type (indicating the arrangement direction of a PN structure) photoelectric device which needs to be integrated on a single silicon-based chip, so that no specific requirements are made on a reading circuit structure and a detector structure.
The supporting substrate and the sacrificial substrate targeted by the above method are mainly silicon-based substrates (but the invention is not limited thereto, and is also applicable to substrates of other semiconductor materials), but there is no specific requirement on the crystal orientation, the presence or absence of a buried oxide layer, and the like, and the supporting substrate and the sacrificial substrate may be any substrate known to those skilled in the art for carrying semiconductor integrated circuit components, such as silicon-on-insulator (SOI), bulk silicon (bulk silicon), silicon germanium, and the like.
The method has no specific requirements on the first dielectric layer and the second dielectric layer. The dielectric layers mainly play a role in isolation, and the first dielectric layer and the second dielectric layer can be made of common silicon oxide. The first dielectric layer and the second dielectric layer can be respectively and independently selected from materials. The deposition method of the first dielectric layer and the second dielectric layer is also arbitrary, and includes but not limited to LPCVD, RTCVD, PECVD, thermal oxidation method, or plasma chemical vapor deposition method.
The method of forming the stacked intrinsic layers is also arbitrary and includes, but is not limited to, LPCVD, RTCVD, PECVD or evaporation, epitaxial growth, and the like.
The method of forming the N-type doped germanium layer is arbitrary and the N-doped germanium may be formed epitaxially or by implantation.
The above method has no particular requirement on the shape of the cavity, but is generally determined by the shape of the etched amorphous silicon. Therefore, it is necessary to define a good shape when lithographically etching amorphous silicon according to product requirements.
In addition, before bonding, the second dielectric layer can be subjected to planarization treatment such as chemical mechanical polishing.
The means for removing the back substrate after bonding is not limited, and one or more of grinding and polishing, wet etching, dry etching and CMP can be used for removing.
A preferred embodiment of the present invention is as follows.
Embodiment 1 a structure of a heat sensitive detector
Manufacturing a support substrate:
a substrate 101 having a readout circuitry structure is provided and then a first silicon oxide layer 102 is deposited on the surface of the readout circuitry structure resulting in the structure shown in fig. 2.
An amorphous silicon layer 103 is deposited on the surface of the first silicon oxide layer 102 resulting in the structure shown in fig. 3.
The amorphous silicon layer 103 is subjected to photolithography and etching, and a portion of amorphous silicon is removed to cover only a portion of the surface of the first silicon oxide layer 103, so as to obtain the structure shown in fig. 4.
A second silicon oxide layer 104 is deposited, the second silicon oxide layer 104 borders the first silicon oxide layer 102 and wraps the amorphous silicon layer to obtain the structure shown in fig. 5, and a planarization process (e.g., CMP) is performed.
Manufacturing a sacrificial substrate:
sequential deposition of Ge on a silicon substrate 2011-xSixlayers/Ge layers are alternately stacked intrinsic layer 202, P-type doped germanium layer 203 resulting in the structure shown in fig. 6, followed by a surface smoothing process. Wherein Ge is in the intrinsic layer1-xSnxlayer/Ge1-ySiyThe number of times the layers are alternately repeated is arbitrary.
Bonding:
and bonding the support substrate and the sacrificial substrate by using the second silicon dioxide layer 104 and the P-type doped germanium layer 203 as bonding surfaces to form the structure shown in fig. 7.
The silicon substrate 201 is removed to form the structure shown in fig. 8.
An N-type doped germanium layer 204 is formed on the surface of the intrinsic layer to form the structure shown in fig. 9.
And etching to remove the amorphous silicon layer 103, so that a cavity 105 is formed between the second silicon oxide layer 104 and the first silicon oxide layer 102, and the structure shown in fig. 1 is formed.
The embodiments of the present disclosure have been described above. However, these examples are for illustrative purposes only and are not intended to limit the scope of the present disclosure. The scope of the disclosure is defined by the appended claims and equivalents thereof. Various alternatives and modifications can be devised by those skilled in the art without departing from the scope of the present disclosure, and such alternatives and modifications are intended to be within the scope of the present disclosure.

Claims (9)

1. A structure for a heat-sensitive detector, comprising:
the substrate is provided with a reading circuit structure, and a dielectric layer, a P-type doped germanium layer, an intrinsic layer and an N-type doped germanium layer are sequentially stacked on the substrate;
wherein, the dielectric layer has a cavity structure therein, and the intrinsic layer is made of Ge1-xSixThe n-layer structure formed by alternately stacking the layers and the Ge layer, x is more than 0 and less than or equal to 0.3,n≥2。
2. a thermal detector structure according to claim 1, wherein said dielectric layer is a silicon oxide layer.
3. A method of integrating a thermal detector structure, comprising:
providing a support substrate: providing a support substrate having a readout circuitry structure;
reforming a support substrate: sequentially stacking a first dielectric layer and an amorphous silicon layer on the surface of the supporting substrate close to the reading circuit structure; photoetching and etching the amorphous silicon layer to enable the amorphous silicon layer to only cover part of the surface of the first dielectric layer, then depositing a second dielectric layer, wherein the second dielectric layer is bordered by the first dielectric layer and wraps the amorphous silicon layer;
providing a sacrificial substrate: the sacrificial substrate is formed by sequentially stacking a back substrate, an intrinsic layer and a P-type doped germanium layer, wherein the intrinsic layer is formed by Ge1-xSixThe layer and the Ge layer are alternately stacked to form an n-layer structure, x is more than 0 and less than or equal to 0.3, and n is more than or equal to 2;
bonding: after the second dielectric layer is deposited, the read-out circuit structure and the P-type doped germanium layer in the supporting substrate are respectively used as bonding surfaces, and the supporting substrate and the sacrificial substrate are bonded;
and (3) a post-bonding process:
removing the back substrate; forming an N-type doped germanium layer on the surface of the intrinsic layer;
and etching to remove the amorphous silicon layer, so that a cavity structure is formed between the second dielectric layer and the first dielectric layer.
4. The integration method of claim 3, wherein the second dielectric layer and the first dielectric layer are both silicon oxide layers.
5. The integration method of claim 3, wherein the back substrate is silicon.
6. The integrated method of claim 3, wherein the first dielectric layer and the second dielectric layer are formed using a plasma chemical vapor deposition process.
7. The integration method of claim 3, wherein the second dielectric layer is further subjected to a chemical mechanical polishing process prior to bonding.
8. The integration method of claim 3, wherein the N-type doped germanium layer is formed using epitaxy.
9. The integrated method of claim 3, wherein the back substrate is removed using at least one of lapping, wet etching, dry etching, and chemical mechanical polishing.
CN202110260894.8A 2021-03-10 2021-03-10 Thermosensitive detector structure and integration method thereof Pending CN113161435A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110260894.8A CN113161435A (en) 2021-03-10 2021-03-10 Thermosensitive detector structure and integration method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110260894.8A CN113161435A (en) 2021-03-10 2021-03-10 Thermosensitive detector structure and integration method thereof

Publications (1)

Publication Number Publication Date
CN113161435A true CN113161435A (en) 2021-07-23

Family

ID=76886541

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110260894.8A Pending CN113161435A (en) 2021-03-10 2021-03-10 Thermosensitive detector structure and integration method thereof

Country Status (1)

Country Link
CN (1) CN113161435A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060110844A1 (en) * 2004-11-19 2006-05-25 Sharp Laboratories Of America, Inc. Fabrication of thin film germanium infrared sensor by bonding to silicon wafer
US20080067499A1 (en) * 2006-09-15 2008-03-20 Sharp Laboratories Of America, Inc. Silicon/germanium superlattice thermal sensor
CN105977335A (en) * 2016-05-10 2016-09-28 武汉光电工业技术研究院有限公司 Short wave optical thermal detector and focal plane array device thereof
CN108117037A (en) * 2016-11-29 2018-06-05 台湾积体电路制造股份有限公司 Method for integrating CMOS devices and MEMS devices using planar surfaces on sacrificial layers
CN108508635A (en) * 2018-04-10 2018-09-07 中国科学院半导体研究所 Electric tuning active waveguide structure based on sige material and apply its MZI structures
CN112447771A (en) * 2020-10-16 2021-03-05 广东省大湾区集成电路与系统应用研究院 GeSiOI substrate and preparation method thereof, GeSiOI device and preparation method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060110844A1 (en) * 2004-11-19 2006-05-25 Sharp Laboratories Of America, Inc. Fabrication of thin film germanium infrared sensor by bonding to silicon wafer
US20080067499A1 (en) * 2006-09-15 2008-03-20 Sharp Laboratories Of America, Inc. Silicon/germanium superlattice thermal sensor
CN105977335A (en) * 2016-05-10 2016-09-28 武汉光电工业技术研究院有限公司 Short wave optical thermal detector and focal plane array device thereof
CN108117037A (en) * 2016-11-29 2018-06-05 台湾积体电路制造股份有限公司 Method for integrating CMOS devices and MEMS devices using planar surfaces on sacrificial layers
CN108508635A (en) * 2018-04-10 2018-09-07 中国科学院半导体研究所 Electric tuning active waveguide structure based on sige material and apply its MZI structures
CN112447771A (en) * 2020-10-16 2021-03-05 广东省大湾区集成电路与系统应用研究院 GeSiOI substrate and preparation method thereof, GeSiOI device and preparation method thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EFE ONARAN 等: ""Silicon-Germanium multi-quantum well photodetectors in the near infrared"", 《OPTICS EXPRESS》 *

Similar Documents

Publication Publication Date Title
JP3717104B2 (en) Photo detector with built-in circuit
TWI805011B (en) Light sensing system
US20180261645A1 (en) High efficiency wide spectrum sensor
KR101709625B1 (en) Image sensor, and sensor system comprising the same sensor
US7777229B2 (en) Method and apparatus for reducing smear in back-illuminated imaging sensors
CN113013288A (en) Integration structure and integration method of detector
JP2021010010A (en) Germanium-based focal plane array for short infrared spectral region
CN113517361A (en) Thermosensitive detector structure and integration method thereof
JP2016066682A (en) Infrared light receiving device, semiconductor light receiving element
CN113270505B (en) A photodetector structure and preparation method thereof
CN118281022B (en) Germanium-on-insulator SPADs sensor structure based on germanium-silicon multiple avalanche layers and preparation method thereof
CN112713215A (en) Integration structure and integration method of detector
US20160111460A1 (en) Back-lit photodetector
CN113161435A (en) Thermosensitive detector structure and integration method thereof
CN113161434A (en) Thermosensitive detector structure and integration method thereof
CN115377242B (en) Mesa type avalanche photoelectric detection array chip of monolithic photoelectric integration on SOI and preparation method thereof
CN113517360A (en) Thermosensitive detector structure and integration method thereof
CN117766460A (en) Germanium wafer on sapphire and manufacturing method thereof, array chip and manufacturing method thereof
US9406717B2 (en) Passivation of back-illuminated image sensor
CN218896638U (en) Integrating Optical Sensors, Imaging Systems, and Electronics
CN113629164B (en) Downward incident infrared sensor element and manufacturing method thereof
CN113270504A (en) Photoelectric detector structure and preparation method thereof
CN112117345A (en) Diffraction ring structure type II superlattice infrared detector and preparation method thereof
CN113013287A (en) Integration structure and integration method of detector
US11594654B2 (en) Method of generating a germanium structure and optical device comprising a germanium structure

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210723