CN109742144B - Groove gate enhanced MISHEMT device and manufacturing method thereof - Google Patents
Groove gate enhanced MISHEMT device and manufacturing method thereof Download PDFInfo
- Publication number
- CN109742144B CN109742144B CN201910080310.1A CN201910080310A CN109742144B CN 109742144 B CN109742144 B CN 109742144B CN 201910080310 A CN201910080310 A CN 201910080310A CN 109742144 B CN109742144 B CN 109742144B
- Authority
- CN
- China
- Prior art keywords
- algan
- layer
- gate
- barrier layer
- modulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
本发明公开了一种槽栅增强型MISHEMT器件,包括衬底;位于所述衬底上异质外延生长的SiN成核层;位于所述SiN成核层上外延生长的GaN缓冲层;位于所述GaN缓冲层上外延生长的AlGaN背势垒层;位于所述AlGaN背势垒层上外延生长的GaN沟道层;位于所述GaN沟道层上外延生长的AlGaN势垒层;位于所述AlGaN势垒层上外延生长的第一AlGaN调制层;位于所述第一AlGaN调制层上外延生长的第二AlGaN调制层;所述第二AlGaN调制层的中部刻蚀有凹栅槽,凹栅槽表面淀积有Al2O3绝缘层,所本发明的器件的有益之处在于击穿电压增大、阈值电压增大和饱和电流密度增大。
The invention discloses a trench gate enhancement type MISHEMT device, comprising a substrate; a SiN nucleation layer that is heteroepitaxially grown on the substrate; a GaN buffer layer that is epitaxially grown on the SiN nucleation layer; AlGaN back barrier layer epitaxially grown on the GaN buffer layer; GaN channel layer epitaxially grown on the AlGaN back barrier layer; AlGaN barrier layer epitaxially grown on the GaN channel layer; A first AlGaN modulation layer epitaxially grown on the AlGaN barrier layer; a second AlGaN modulation layer epitaxially grown on the first AlGaN modulation layer; a recessed gate groove is etched in the middle of the second AlGaN modulation layer, and the recessed gate An Al 2 O 3 insulating layer is deposited on the surface of the groove, and the device of the present invention is beneficial in that the breakdown voltage is increased, the threshold voltage is increased and the saturation current density is increased.
Description
技术领域technical field
本发明涉及AlGaN/GaN异质结场效应晶体管技术领域,具体涉及一种槽栅增强型MISHEMT器件及其制作方法。The invention relates to the technical field of AlGaN/GaN heterojunction field effect transistors, in particular to a trench gate enhancement type MISHEMT device and a manufacturing method thereof.
背景技术Background technique
与传统的第一代半导体Ge、Si和第二代半导体材料GaAs、InP等材料相比,GaN基半导体具有禁带宽度大、击穿电场高、电子饱和迁移速度高、容易形成异质结构、具有很强的自发和压电极化效应、抗辐射能力强和化学性质稳定性好等优异特性。GaN可与AlGaN、InAlN等氮化物半导体材料构成异质结,在外延生长时,异质结界面处的能带带阶不连续化及自发极化和压电极化可以在异质结界面产生高浓度的二维电子气(2DEG)。GaN基功率器件的输出功率密度是GaAs基功率器件输出功率密度的10倍,在相同的尺寸下,GaN基功率器件的的输出功率可以做得更大,从而显著降低了器件的重量,减少了系统组件的数量,提高了系统的可靠性。同时,GaN基器件具有较高的工作电压,可工作于42V。GaN基功率器件的工作频率可覆盖1到100GHz的频率范围。因此,GaN材料特别适用于制备高温、高频、大功率和抗辐射的新一代高性能微波功率HEMT器件和高压低损耗HEMT电子电力器件,具有广阔和特殊的应用前景。Compared with the traditional first-generation semiconductors Ge, Si and the second-generation semiconductor materials GaAs, InP and other materials, GaN-based semiconductors have the advantages of large band gap, high breakdown electric field, high electron saturation migration speed, and easy formation of heterostructures. It has excellent properties such as strong spontaneous and piezoelectric polarization effects, strong radiation resistance and good chemical stability. GaN can form a heterojunction with nitride semiconductor materials such as AlGaN and InAlN. During epitaxial growth, the discontinuity of the energy band and the spontaneous polarization and piezoelectric polarization at the interface of the heterojunction can be generated at the interface of the heterojunction. High concentration of two-dimensional electron gas (2DEG). The output power density of GaN-based power devices is 10 times that of GaAs-based power devices. Under the same size, the output power of GaN-based power devices can be made larger, thereby significantly reducing the weight of the device and reducing The number of system components improves the reliability of the system. At the same time, GaN-based devices have a higher working voltage and can work at 42V. The operating frequency of GaN-based power devices can cover the frequency range of 1 to 100 GHz. Therefore, GaN materials are especially suitable for the preparation of high-temperature, high-frequency, high-power and radiation-resistant new-generation microwave power HEMT devices and high-voltage low-loss HEMT electronic power devices, which have broad and special application prospects.
由于AlGaN/GaN异质结存在极强的极化效应,在异质界面处会产生高浓度的二维电子气导电沟道,所以传统的AlGaN/GaN HEMT器件属于常开型器件,器件阈值电压为负值。但常开型器件在电路应用过程中,只有在器件栅极施加负压才会使器件关断,这不仅增加了系统的额外功耗,而且在电路中容易受到噪声信号影响,产生误开启的问题,使得系统的安全性降低。因此研究高性能的增强型AlGaN/GaN HEMT具有非常重要的意义。Due to the strong polarization effect of the AlGaN/GaN heterojunction, a high concentration of two-dimensional electron gas conduction channel will be generated at the heterointerface, so the traditional AlGaN/GaN HEMT device is a normally-on device, and the threshold voltage of the device is is a negative value. However, in the circuit application process of normally-on devices, the device can only be turned off when a negative voltage is applied to the gate of the device, which not only increases the extra power consumption of the system, but also is easily affected by noise signals in the circuit, resulting in false turn-on. problem, which reduces the security of the system. Therefore, it is of great significance to study high-performance enhancement-mode AlGaN/GaN HEMTs.
目前,增强型GaN HEMT器件的实现方法包括:p型栅、F离子注入、凹栅槽、薄势垒层等技术。通过加入p型栅得到的器件阈值电压以及承受的栅极电压范围较小,给晶体管的封装带来问题;F离子注入虽然工艺简单,但存在阈值电压不稳定、可靠性差等问题;减薄势垒层以牺牲所有区域二维电子气浓度为代价达到增强型的目的,器件性能下降。凹栅槽技术只将栅下的势垒层刻蚀一定深度,使得删下势垒层变薄,二维电子气浓度降低,从而达到增强型的目的,在这一过程中器件栅源之间区域和栅漏之间区域的势垒层厚度不发生变化,载流子浓度的较大值保持不变,保证了一定的电流密度。所以利用槽栅结构来实现增强型GaN HEMT器件得到了广泛的应用。At present, the implementation methods of enhancement mode GaN HEMT devices include: p-type gate, F ion implantation, recessed gate trench, thin barrier layer and other technologies. The threshold voltage and gate voltage range of the device obtained by adding p-type gate are small, which brings problems to the packaging of the transistor; although the process of F ion implantation is simple, there are problems such as unstable threshold voltage and poor reliability; The barrier layer achieves the purpose of enhancement at the expense of the two-dimensional electron gas concentration in all regions, and the device performance is degraded. The recessed gate trench technology only etches the barrier layer under the gate to a certain depth, so that the removed barrier layer becomes thinner and the concentration of two-dimensional electron gas is reduced, so as to achieve the purpose of enhancement. The thickness of the barrier layer between the region and the gate-drain region does not change, and the larger value of the carrier concentration remains unchanged, ensuring a certain current density. Therefore, the use of the trench gate structure to realize the enhancement mode GaN HEMT device has been widely used.
由于栅槽的刻蚀过程中,为了控制栅级漏电,通常会在刻蚀完凹槽之后,淀积一层介质形成金属—介质—半导体(MIS)结构。这样不仅改善了凹栅槽AlGaN/GaN HEMT器件栅级漏电的情况,还能增加栅电压的摆幅。During the etching process of the gate trench, in order to control the gate level leakage, usually after the groove is etched, a layer of dielectric is deposited to form a metal-dielectric-semiconductor (MIS) structure. This not only improves the gate leakage of the recessed gate trench AlGaN/GaN HEMT device, but also increases the gate voltage swing.
制作槽栅时,为了使得栅下二维电子气耗尽,采取的方式是增大刻蚀深度。但由于AlGaN/GaN HEMT外延结构为多层,各层的材料不同,因此刻蚀速率也不同,难以通过刻蚀时间控制凹栅槽的深度,这样在工艺上很难控制,对器件会带来很大的损伤,会造成阈值电压Vth的不稳定性,器件的泄漏电流增大等问题。因此有必要提出一种新的结构来解决上述问题。When fabricating the trench gate, in order to deplete the two-dimensional electron gas under the gate, the method adopted is to increase the etching depth. However, since the AlGaN/GaN HEMT epitaxial structure is multi-layered, the materials of each layer are different, so the etching rate is also different, and it is difficult to control the depth of the recessed gate groove through the etching time. Large damage will cause instability of the threshold voltage V th and increase the leakage current of the device. Therefore, it is necessary to propose a new structure to solve the above problems.
发明内容SUMMARY OF THE INVENTION
本发明的目的是为了克服以上现有技术存在的不足,提供了一种槽栅增强型MISHEMT器件及其制作方法。The purpose of the present invention is to provide a trench gate enhanced MISHEMT device and a manufacturing method thereof in order to overcome the above deficiencies in the prior art.
本发明的目的通过以下的技术方案实现:The object of the present invention is achieved through the following technical solutions:
一种槽栅增强型MISHEMT器件,包括:A trench gate enhancement type MISHEMT device, comprising:
衬底;substrate;
位于所述衬底上异质外延生长的SiN成核层;a SiN nucleation layer heteroepitaxially grown on the substrate;
位于所述SiN成核层上外延生长的GaN缓冲层;a GaN buffer layer epitaxially grown on the SiN nucleation layer;
位于所述GaN缓冲层上外延生长的AlGaN背势垒层;an AlGaN back barrier layer epitaxially grown on the GaN buffer layer;
位于所述AlGaN背势垒层上外延生长的GaN沟道层;a GaN channel layer epitaxially grown on the AlGaN back barrier layer;
位于所述GaN沟道层上外延生长的AlGaN势垒层;an AlGaN barrier layer epitaxially grown on the GaN channel layer;
位于所述AlGaN势垒层上外延生长的第一AlGaN调制层;a first AlGaN modulation layer epitaxially grown on the AlGaN barrier layer;
位于所述第一AlGaN调制层上外延生长的第二AlGaN调制层;所述第二AlGaN调制层的中部刻蚀有凹栅槽,凹栅槽表面淀积有Al2O3绝缘层,所述凹栅槽的内腔填充有金属电极,所述金属电极作为栅极;所述第二AlGaN调制层两侧的表面均形成欧姆接触,分别作为源极和漏极;其中,第一AlGaN调制层、AlGaN势垒层、GaN沟道层构成第一双异质结,AlGaN势垒层、GaN沟道层、AlGaN背势垒层构成第二双异质结。A second AlGaN modulation layer epitaxially grown on the first AlGaN modulation layer; a recessed gate groove is etched in the middle of the second AlGaN modulation layer, and an Al 2 O 3 insulating layer is deposited on the surface of the recessed gate groove, and the The inner cavity of the recessed gate trench is filled with a metal electrode, and the metal electrode serves as a gate; the surfaces on both sides of the second AlGaN modulation layer form ohmic contacts, which are respectively used as a source electrode and a drain electrode; wherein, the first AlGaN modulation layer The AlGaN barrier layer and the GaN channel layer constitute the first double heterojunction, and the AlGaN barrier layer, the GaN channel layer and the AlGaN back barrier layer constitute the second double heterojunction.
优选地,所述AlGaN背势垒层中的Al含量低于AlGaN势垒层中的Al含量;所述第一AlGaN调制层中Al含量低于AlGaN势垒层中的Al含量,而第二AlGaN调制层中Al含量高于AlGaN势垒层中的Al含量。Preferably, the Al content in the AlGaN back barrier layer is lower than that in the AlGaN barrier layer; the Al content in the first AlGaN modulation layer is lower than the Al content in the AlGaN barrier layer, and the second AlGaN The Al content in the modulation layer is higher than that in the AlGaN barrier layer.
优选地,所述AlGaN背势垒层厚度为20nm;所述第一AlGaN调制层厚度为10nm;所述第二AlGaN调制层厚度为25nm。Preferably, the thickness of the AlGaN back barrier layer is 20 nm; the thickness of the first AlGaN modulation layer is 10 nm; and the thickness of the second AlGaN modulation layer is 25 nm.
优选地,所述第二AlGaN调制层中部刻蚀的凹栅槽宽度为1μm,凹栅槽深度为30nm;Al2O3绝缘层厚度为0.1μm,所述栅极长度为0.8μm。Preferably, the width of the recessed gate groove etched in the middle of the second AlGaN modulation layer is 1 μm, and the depth of the recessed gate groove is 30 nm; the thickness of the Al 2 O 3 insulating layer is 0.1 μm, and the length of the gate is 0.8 μm.
优选地,源极和漏极长度均为1μm。Preferably, both the source and drain lengths are 1 μm.
优选地,所述外延生长的GaN缓冲层具有n型电阻特性或半绝缘特性。Preferably, the epitaxially grown GaN buffer layer has n-type resistance characteristics or semi-insulating characteristics.
优选地,所述衬底的材料为硅、碳化硅、氮化镓或者蓝宝石中的任意一种。Preferably, the material of the substrate is any one of silicon, silicon carbide, gallium nitride or sapphire.
上述的槽栅增强型MISHEMT器件的制作方法,包括:The fabrication method of the above-mentioned trench gate enhanced MISHEMT device includes:
(1)对半绝缘的衬底进行清洗,并去除表面污染物;(1) Cleaning the semi-insulating substrate and removing surface contaminants;
(2)在半绝缘的衬底上通过MOCVD技术,外延生长40nm厚的SiN成核层;(2) Epitaxially growing a 40nm thick SiN nucleation layer on a semi-insulating substrate by MOCVD technology;
(3)SiN成核层上外延3μm的GaN缓冲层;(3) Epitaxial 3μm GaN buffer layer on the SiN nucleation layer;
(4)在GaN缓冲层上外延生长20nm厚的AlGaN背势垒层,在薄膜生长的过程中,控制AlGaN背势垒层中Al含量为7%;(4) Epitaxial growth of a 20nm thick AlGaN back barrier layer on the GaN buffer layer, during the film growth process, the Al content in the AlGaN back barrier layer is controlled to be 7%;
(5)在AlGaN背势垒层上外延生长15nm厚的GaN沟道层;(5) Epitaxially growing a 15nm thick GaN channel layer on the AlGaN back barrier layer;
(6)在GaN沟道层上依次外延生长10nm厚的AlGaN势垒层、10nm厚的第一AlGaN调制层以及25nm厚的第二AlGaN调制层,分别控制Al的含量为15%、7%、25%;(6) A 10nm-thick AlGaN barrier layer, a 10nm-thick first AlGaN modulation layer, and a 25nm-thick second AlGaN modulation layer were epitaxially grown in sequence on the GaN channel layer, and the content of Al was controlled to be 15%, 7%, 25%;
(7)在第二AlGaN调制层上采用ICP刻蚀方法进行台面隔离,形成有源区的隔离;(7) adopting ICP etching method on the second AlGaN modulation layer to isolate the mesa to form the isolation of the active region;
(8)利用电子束蒸发的方法依次在所述第二AlGaN调制层两侧的表面淀积Ti/Al/Ni/Au多层金属,经过剥离工艺后,迅速退火在第二AlGaN调制层的两侧上形成1μm长的源极和漏极;(8) depositing Ti/Al/Ni/Au multilayer metal on the surfaces of both sides of the second AlGaN modulation layer by means of electron beam evaporation, and after the lift-off process, rapidly annealing the two sides of the second
(9)在漏源之间进行光刻制作凹栅槽,利用ICP刻蚀技术刻蚀30nm厚的,1μm宽的栅槽;(9) photolithography is performed between the drain and source to make a concave gate groove, and a 30nm thick, 1 μm wide gate groove is etched by ICP etching technology;
(10)利用ALD淀积的方式淀积0.1μm厚度的Al2O3作为栅介质;(10) depositing Al 2 O 3 with a thickness of 0.1 μm as a gate dielectric by means of ALD deposition;
(11)利用磁控溅射的方式淀积并结合剥离工艺制备出栅金属,在Al2O3栅介质表面淀积栅金属;(11) depositing a gate metal by means of magnetron sputtering and combining with a lift-off process, and depositing the gate metal on the surface of the Al 2 O 3 gate dielectric;
(12)对经步骤(1)-(11)形成的双调制层AlGaN/GaN/AlGaN MISHEMT器件进行最后的表面钝化形成电极压焊点,最后制得可以进行电学测试的槽栅增强型MISHEMT器件。(12) The final surface passivation is performed on the double modulation layer AlGaN/GaN/AlGaN MISHEMT device formed in steps (1)-(11) to form electrode pads, and finally a trench gate enhancement type MISHEMT that can be electrically tested is obtained device.
本发明相对于现有技术具有如下的优点:Compared with the prior art, the present invention has the following advantages:
—、阈值电压增大,在凹栅槽结构中引入双异质结结构,由于双异质结构本身就具有较小的二维电子气,使得只需要刻蚀较小的深度,就可以使器件达到增强型,阈值电压增大。- The threshold voltage increases, and the double heterojunction structure is introduced into the recessed gate trench structure. Since the double heterostructure itself has a small two-dimensional electron gas, it only needs to etch a small depth to make the device When the enhancement mode is reached, the threshold voltage increases.
二、击穿电压提高,由第一AlGaN调制层、第二AlGaN势垒层、GaN沟道层构成的双异质结结构中,由于二维空穴气的产生使得二维电子气的浓度下降;由AlGaN背势垒层、GaN沟道层、AlGaN势垒层构成的双异质结结构,由于AlGaN背势垒的存在使得二维电子气被限制在量子阱内。二维电子气的减少使得器件在关态下的缓冲电流变得更小,击穿电压增大。2. The breakdown voltage is increased. In the double heterojunction structure composed of the first AlGaN modulation layer, the second AlGaN barrier layer, and the GaN channel layer, the concentration of the two-dimensional electron gas decreases due to the generation of two-dimensional hole gas. ; Double heterojunction structure composed of AlGaN back barrier layer, GaN channel layer and AlGaN barrier layer, due to the existence of AlGaN back barrier, the two-dimensional electron gas is confined in the quantum well. The reduction of the two-dimensional electron gas makes the buffer current of the device in the off-state smaller and the breakdown voltage increases.
三、饱和电流密度增大,第二AlGaN调制层中Al的含量相对较高,使得第二AlGaN调制层的晶格常数与GaN势垒层差值变大,两者产生的压电极化电荷密度增大,二维电子气浓度增大,从而使得器件的饱和电流密度增大。3. The saturation current density increases, and the Al content in the second AlGaN modulation layer is relatively high, so that the difference between the lattice constant of the second AlGaN modulation layer and the GaN barrier layer becomes larger, and the piezoelectric polarization charges generated by the two As the density increases, the concentration of the two-dimensional electron gas increases, so that the saturation current density of the device increases.
附图说明Description of drawings
图1是本发明的槽栅增强型MISHEMT器件的结构示意图。FIG. 1 is a schematic structural diagram of a trench gate enhancement type MISHEMT device of the present invention.
图2是传统的AlGaN/GaN MISHEMT器件的结构示意图。FIG. 2 is a schematic structural diagram of a conventional AlGaN/GaN MISHEMT device.
图3是只含有背势垒层的AlGaN/GaN/AlGaN MISHEMT器件的结构示意图。FIG. 3 is a schematic structural diagram of an AlGaN/GaN/AlGaN MISHEMT device containing only a back barrier layer.
图4是图1、图2、图3三种器件的转移特性曲线对比图。FIG. 4 is a comparison diagram of the transfer characteristic curves of the three devices of FIG. 1 , FIG. 2 and FIG. 3 .
具体实施方式Detailed ways
下面结合附图和实施例对本发明作进一步说明。The present invention will be further described below with reference to the accompanying drawings and embodiments.
参见图1,一种槽栅增强型MISHEMT器件,包括:Referring to FIG. 1, a trench gate enhancement MISHEMT device includes:
衬底1;
位于所述衬底1上异质外延生长的SiN成核层2;A
位于所述SiN成核层2上外延生长的GaN缓冲层3;A
位于所述GaN缓冲层3上外延生长的AlGaN背势垒层4;AlGaN back
位于所述AlGaN背势垒层4上外延生长的GaN沟道层5;a
位于所述GaN沟道层5上外延生长的AlGaN势垒层6;
位于所述AlGaN势垒层6上外延生长的第一AlGaN调制层7;a first
位于所述第一AlGaN调制层7上外延生长的第二AlGaN调制层8;a second
所述第二AlGaN调制层8的中部刻蚀有凹栅槽,凹栅槽表面淀积有Al2O3绝缘层9,所述凹栅槽的内腔填充有金属电极,所述金属电极作为栅极10;所述第二AlGaN调制层两侧的表面均形成欧姆接触,分别作为源极11和漏极12;其中,第一AlGaN调制层7、AlGaN势垒层6、GaN沟道层5构成第一双异质结,AlGaN势垒层6、GaN沟道层5、AlGaN背势垒层4构成第二双异质结。本方案将凹栅槽结构与双异质结结构联系起来,在增大阈值电压的同时提高了饱和电流密度,并提高了器件的击穿电压,使器件的性能得到了提升。The middle of the second
在本实施例,所述MISHEMT器件为槽栅增强型ALGAN/GAN/ALGAN MISHEMT器件。均形成欧姆接触后的第二AlGaN调制层两侧的表面,分别作为源极11和漏极12;具体地,形成欧姆接触后第二AlGaN调制层的左侧作为源极11,形成欧姆接触后第二AlGaN调制层的右侧作为漏极12。其中,金属与半导体形成欧姆接触是指在接触处是一个纯电阻,而且该电阻越小越好,使得组件操作时,大部分的电压降在活动区(Active region)而不在接触面。因此,其I-V特性是线性关系,斜率越大接触电阻越小,接触电阻的大小直接影响器件的性能指标。欧姆接触在金属处理中应用广泛,实现的主要措施是在半导体表面层进行高掺杂或者引入大量复合中心。In this embodiment, the MISHEMT device is a trench gate enhanced ALGAN/GAN/ALGAN MISHEMT device. The surfaces on both sides of the second AlGaN modulation layer after ohmic contact are formed, respectively, as the
在本实施例,所述AlGaN背势垒层4中的Al含量低于AlGaN势垒层6中的Al含量;所述第一AlGaN调制层7中Al含量低于AlGaN势垒层6中的Al含量,而第二AlGaN调制层8中Al含量高于AlGaN势垒层6中的Al含量。In this embodiment, the Al content in the AlGaN back
在本实施例,所述AlGaN背势垒层4厚度为20nm;所述第一AlGaN调制层7厚度为10nm;所述第二AlGaN调制层8厚度为25nm。In this embodiment, the thickness of the AlGaN back
在本实施例,所述第二AlGaN调制层8中部刻蚀的凹栅槽宽度为1μm,凹栅槽深度为30nm;Al2O3绝缘层9厚度为0.1μm,所述栅极10长度为0.8μm。In this embodiment, the width of the recessed gate trench etched in the middle of the second
在本实施例,源极11和漏极12长度均为1μm。In this embodiment, the lengths of the
在本实施例,所述外延生长的GaN缓冲层3具有n型电阻特性或半绝缘特性。In this embodiment, the epitaxially grown
在本实施例,所述衬底1的材料为硅、碳化硅、氮化镓或者蓝宝石中的任意一种。In this embodiment, the material of the
上述的槽栅增强型MISHEMT器件的制作方法,包括:The fabrication method of the above-mentioned trench gate enhanced MISHEMT device includes:
(1)对半绝缘的衬底1进行清洗,并去除表面污染物;(1) cleaning the
(2)在半绝缘的衬底1上通过MOCVD技术,外延生长40nm厚的SiN成核层2;(2) epitaxially growing a 40nm thick
(3)SiN成核层2上外延3μm的GaN缓冲层3;(3)
(4)在GaN缓冲层3上外延生长20nm厚的AlGaN背势垒层4,在薄膜生长的过程中,控制AlGaN背势垒层4中Al含量为7%;(4) Epitaxially growing an AlGaN back
(5)在AlGaN背势垒层4上外延生长15nm厚的GaN沟道层5;(5) epitaxially growing a 15 nm thick
(6)在GaN沟道层上依次外延生长10nm厚的AlGaN势垒层6、10nm厚的第一AlGaN调制层7以及25nm厚的第二AlGaN调制层8,分别控制Al的含量为15%、7%、25%;(6) A 10 nm-thick
(7)在第二AlGaN调制层8上采用ICP刻蚀方法进行台面隔离,形成有源区的隔离;(7) on the second
(8)利用电子束蒸发的方法依次在所述第二AlGaN调制层8两侧的表面淀积Ti/Al/Ni/Au多层金属,经过剥离工艺后,迅速退火在第二AlGaN调制层8的两侧上形成1μm长的源极11和漏极12;(8) Depositing Ti/Al/Ni/Au multilayer metal on the surfaces of both sides of the second
(9)在漏源之间进行光刻制作凹栅槽,利用ICP刻蚀技术刻蚀30nm厚的,1μm宽的栅槽;(9) photolithography is performed between the drain and source to make a concave gate groove, and a 30nm thick, 1 μm wide gate groove is etched by ICP etching technology;
(10)利用ALD淀积的方式淀积0.1μm厚度的Al2O3作为栅介质;(10) depositing Al 2 O 3 with a thickness of 0.1 μm as a gate dielectric by means of ALD deposition;
(11)利用磁控溅射的方式淀积并结合剥离工艺制备出栅金属,在Al2O3栅介质表面淀积栅金属;(11) depositing a gate metal by means of magnetron sputtering and combining with a lift-off process, and depositing the gate metal on the surface of the Al 2 O 3 gate dielectric;
(12)对经步骤(1)-(11)形成的双调制层AlGaN/GaN/AlGaN MISHEMT器件进行最后的表面钝化形成电极压焊点,最后制得可以进行电学测试的槽栅增强型MISHEMT器件。(12) The final surface passivation is performed on the double modulation layer AlGaN/GaN/AlGaN MISHEMT device formed in steps (1)-(11) to form electrode pads, and finally a trench gate enhancement type MISHEMT that can be electrically tested is obtained device.
将上述制成的槽栅增强型MISHEMT器件(如图1所示)分别与传统的AlGaN/GaNMISHEMT器件(如图2所示)、只含有背势垒层AlGaN/GaN/AlGaN MISHEMT器件(如图3所示)在阈值电压以及饱和输出电流两方面做了比较,结果如图4所示;图4的结果显示,新型的具有双调制层的槽栅增强型MISHEMT器件在阈值电压方面较其他两种是最大的,并且饱和电流密度相对于只含有背势垒层的AlGaN/GaN/AlGaN MISHEMT有了很大的提高。The trench gate enhancement mode MISHEMT device (as shown in Figure 1) prepared above is respectively compared with the traditional AlGaN/GaN MISHEMT device (as shown in Figure 2) and the AlGaN/GaN/AlGaN MISHEMT device containing only the back barrier layer (as shown in Figure 2). 3) The threshold voltage and saturated output current are compared, and the results are shown in Figure 4; the results in Figure 4 show that the new trench-gate enhancement MISHEMT device with dual modulation layers has a higher threshold voltage than the other two. species is the largest, and the saturation current density is greatly improved compared to the AlGaN/GaN/AlGaN MISHEMTs containing only the back barrier layer.
由于引入了双异质结,使得器件不需要刻蚀较大的深度就可以达到阈值电压要求,减小了刻蚀过程不稳定对器件的损伤的问题同时增加了器件的耐压能力;针对由于双异质结的引入导致的电流密度降低的问题,我们采用了加入AlGaN调制层的方法,显著增加了器件的饱和电流密度。Due to the introduction of the double heterojunction, the device does not need to be etched to a large depth to reach the threshold voltage requirement, which reduces the problem of damage to the device caused by the unstable etching process and increases the voltage withstand capability of the device. The introduction of double heterojunction leads to the problem of reducing the current density. We adopt the method of adding an AlGaN modulation layer, which significantly increases the saturation current density of the device.
本方案的槽栅增强型MISHEMT器件的阈值电压以及击穿电压得到提高的原理如下:The principle of improving the threshold voltage and breakdown voltage of the trench gate enhancement MISHEMT device in this scheme is as follows:
由第一AlGaN调制层7、AlGaN势垒层6、GaN沟道层5构成第一双异质结,当第一AlGaN调制层7的Al含量比AlGaN势垒层6的Al含量小时,第一AlGaN调制层7、AlGaN势垒层6之间界面处就会因价带处高出费米势形成空穴沟道,最终形成二维空穴气(2DHG)。2DHG的存在可以使得第一AlGaN调制层7、AlGaN势垒层6之间界面处的2DEG耗尽。The first double heterojunction is formed by the first
由AlGaN势垒层6、GaN沟道层5、AlGaN背势垒层4构成第二双异质结,由于AlGaN背势垒层4的存在使得GaN沟道层处于压应变状态,使得GaN的晶格常数变大。从而使得AlGaN势垒层6与GaN沟道层5之间的晶格常数差值会变小,它们之间由于压电极化产生的极化电荷密度会减小;同时因为AlGaN背势垒层4的存在使得在AlGaN势垒层6与GaN沟道层5之间存在负电荷,它对二维电子气有一定的耗尽作用,使得GaN沟道层5的导带被拉高,势垒深度降低,从而降低了二维电子气的浓度。The second double heterojunction is formed by the
双异质结构的槽栅增强型MISHEMT器件由于二维电子气浓度的减小,使得只需要刻蚀较小的深度,就可以使器件达到增强型,阈值电压增大。同时,二维电子气浓度的减小使得器件在关态下缓冲泄漏电流变得很小,器件不容易击穿,耐压性能得到提升。当器件的漏源之间的电压较大时,其阈值电压会发生很小的变化,使得器件能够更稳定地工作。并且由于二维电子气被限制在量子阱内,使得2DEG不容易溢出成为体电子,使得器件的迁移率变大,拥有更大的跨导。Due to the reduction of the two-dimensional electron gas concentration in the trench gate enhancement type MISHEMT device with double heterostructure, only a small etching depth is required to make the device reach the enhancement mode and the threshold voltage is increased. At the same time, the reduction of the two-dimensional electron gas concentration makes the buffer leakage current of the device smaller in the off state, the device is not easily broken down, and the withstand voltage performance is improved. When the voltage between the drain and the source of the device is large, the threshold voltage of the device changes very little, so that the device can work more stably. And because the two-dimensional electron gas is confined in the quantum well, the 2DEG is not easily overflowed into bulk electrons, which increases the mobility of the device and has a larger transconductance.
上述组成的两个双异质结都会使得沟道二维电子气的浓度下降,这样一来,在制作槽栅增强型晶体管时,只需刻蚀较低的深度,就可以实现增强型,工艺上更容易控制,给器件带来的损伤更小。并且双异质结器件具有耐压能力强、稳定性高、迁移率大等优点,将凹栅槽结构与双异质结结构联系起来,器件的性能会得到很大的提升。The two double heterojunctions of the above composition will reduce the concentration of the two-dimensional electron gas in the channel. In this way, when fabricating a trench gate enhancement transistor, only a lower depth can be etched, and the enhancement mode can be realized. It is easier to control and cause less damage to the device. In addition, the double heterojunction device has the advantages of strong voltage resistance, high stability, and high mobility. By connecting the recessed gate trench structure with the double heterojunction structure, the performance of the device will be greatly improved.
本方案的槽栅增强型MISHEMT器件的饱和电流密度得到提高的原理如下:The principle that the saturation current density of the trench gate enhancement MISHEMT device of this scheme is improved is as follows:
由于具有双异质结的槽栅增强型MISHEMT器件相对于单异质结器件来说,具有更小的二维电子气浓度,使得器件的饱和电流密度下降。为了解决这一问题,在第一AlGaN调制层7上引入一层Al含量更大第二AlGaN调制层8。随着Al含量的增加,自发极化强度以及压电极化强度更大,使得二维电子气浓度增大,相应地饱和电流浓度也增大。Compared with the single heterojunction device, the trench-gate enhancement MISHEMT device with double heterojunction has a smaller two-dimensional electron gas concentration, so that the saturation current density of the device decreases. In order to solve this problem, a second
本发明相对现有技术具有的有益效果在于:The beneficial effects that the present invention has relative to the prior art are:
—、阈值电压增大,在凹栅槽结构中引入双异质结结构,由于双异质结构本身就具有较小的二维电子气,使得只需要刻蚀较小的深度,就可以使器件达到增强型,阈值电压增大。- The threshold voltage increases, and the double heterojunction structure is introduced into the recessed gate trench structure. Since the double heterostructure itself has a small two-dimensional electron gas, it only needs to etch a small depth to make the device When the enhancement mode is reached, the threshold voltage increases.
二、击穿电压提高,由第一AlGaN调制层7、第二AlGaN势垒层6、GaN沟道层5构成的双异质结结构中,由于二维空穴气的产生使得二维电子气的浓度下降;由AlGaN势垒层6、GaN沟道层5、AlGaN背势垒层4构成的双异质结结构,由于AlGaN背势垒的存在使得二维电子气被限制在量子阱内。二维电子气的减少使得器件在关态下的缓冲电流变得更小,击穿电压增大。2. The breakdown voltage is increased. In the double heterojunction structure composed of the first
三、饱和电流密度增大,第二AlGaN调制层8中Al的含量相对较高,使得第二AlGaN调制层8的晶格常数与GaN势垒层差值变大,两者产生的压电极化电荷密度增大,二维电子气浓度增大,从而使得器件的饱和电流密度增大。3. The saturation current density increases, and the content of Al in the second
上述具体实施方式为本发明的优选实施例,并不能对本发明进行限定,其他的任何未背离本发明的技术方案而所做的改变或其它等效的置换方式,都包含在本发明的保护范围之内。The above-mentioned specific embodiments are the preferred embodiments of the present invention, and do not limit the present invention. Any other changes or other equivalent replacement methods that do not deviate from the technical solutions of the present invention are included in the protection scope of the present invention. within.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910080310.1A CN109742144B (en) | 2019-01-28 | 2019-01-28 | Groove gate enhanced MISHEMT device and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910080310.1A CN109742144B (en) | 2019-01-28 | 2019-01-28 | Groove gate enhanced MISHEMT device and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109742144A CN109742144A (en) | 2019-05-10 |
| CN109742144B true CN109742144B (en) | 2020-09-22 |
Family
ID=66366274
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910080310.1A Active CN109742144B (en) | 2019-01-28 | 2019-01-28 | Groove gate enhanced MISHEMT device and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109742144B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112349773A (en) * | 2019-08-07 | 2021-02-09 | 苏州能讯高能半导体有限公司 | Semiconductor device and preparation method thereof |
| CN111900203B (en) * | 2020-06-30 | 2022-08-16 | 中国电子科技集团公司第五十五研究所 | GaN-based high-hole mobility transistor and preparation method thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101312207B (en) * | 2007-05-21 | 2011-01-05 | 西安捷威半导体有限公司 | Enhancement type HEMT device structure and its manufacture method |
| CN101971308B (en) * | 2008-03-12 | 2012-12-12 | 日本电气株式会社 | Semiconductor device |
| JP5663000B2 (en) * | 2009-04-08 | 2015-02-04 | エフィシエント パワー コンヴァーション コーポレーション | Reverse diffusion suppression structure |
| EP2555232A4 (en) * | 2010-03-24 | 2014-12-10 | Ngk Insulators Ltd | EPITAXIAL SUBSTRATE FOR SEMICONDUCTOR ELEMENT AND SEMICONDUCTOR ELEMENT |
| US8860091B2 (en) * | 2012-04-16 | 2014-10-14 | Hrl Laboratories, Llc | Group III-N HFET with a graded barrier layer |
| US9960265B1 (en) * | 2017-02-02 | 2018-05-01 | Semiconductor Components Industries, Llc | III-V semiconductor device and method therefor |
| CN107887433B (en) * | 2017-09-21 | 2021-01-26 | 中国电子科技集团公司第五十五研究所 | Enhanced AlGaN/GaN high-electron-mobility transistor and preparation method thereof |
-
2019
- 2019-01-28 CN CN201910080310.1A patent/CN109742144B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109742144A (en) | 2019-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6999197B2 (en) | Group III nitride enhancement type HEMT based on the composite barrier layer structure and its manufacturing method | |
| WO2020221222A1 (en) | High-threshold-voltage normally-off high-electron-mobility transistor and preparation method therefor | |
| CN104022151B (en) | Semiconductor devices and its manufacture method | |
| KR101092467B1 (en) | Enhancement normally off nitride semiconductor device and manufacturing method thereof | |
| CN107946358A (en) | An AlGaN/GaN heterojunction HEMT device compatible with Si-CMOS process and its manufacturing method | |
| US7728355B2 (en) | Nitrogen polar III-nitride heterojunction JFET | |
| CN102856374B (en) | GaN enhanced MIS-HFET device and preparation method of same | |
| CN102789982A (en) | An enhanced AlN/GaN high electron mobility transistor and its manufacturing method | |
| US10998435B2 (en) | Enhancement-mode device and method for manufacturing the same | |
| CN110310981B (en) | Nitrogen Surface Enhanced Composite Barrier Layer GaN-based Heterojunction Field Effect Transistor | |
| CN102881715A (en) | High-frequency and low-noise gallium nitride transistor structure with high electronic mobility | |
| CN111223777B (en) | GaN-based HEMT device and manufacturing method thereof | |
| CN114899227A (en) | Enhanced gallium nitride-based transistor and preparation method thereof | |
| CN102945859A (en) | GaN heterojunction HEMT (High Electron Mobility Transistor) device | |
| CN113745331A (en) | Group III nitride grooved gate normally-off P-channel HEMT device and manufacturing method thereof | |
| CN116093132A (en) | Gallium nitride high electron mobility transistor | |
| CN111081763B (en) | Normally-off HEMT device with honeycomb groove barrier layer structure below field plate and preparation method thereof | |
| CN102064108B (en) | Method for manufacturing medium/nitride composite structure enhanced field effect transistor | |
| CN113066863A (en) | A kind of enhancement mode HEMT device based on ferroelectric gate dielectric and its fabrication method | |
| CN106206309A (en) | Secondary epitaxy p-type nitride realizes method and enhancement mode HEMT of enhancement mode HEMT | |
| CN111584628A (en) | Enhancement mode GaN HEMT device and preparation method thereof | |
| CN109742144B (en) | Groove gate enhanced MISHEMT device and manufacturing method thereof | |
| CN207925477U (en) | A AlGaN/GaN Heterojunction HEMT Device Compatible with Si-CMOS Process | |
| CN207664049U (en) | A kind of normally-off GaNMOSFET structures at the interfaces high quality MOS | |
| CN105304707A (en) | Enhanced HEMT device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |
