[go: up one dir, main page]

CN109273597B - A kind of SrO-based resistive memory and preparation method thereof - Google Patents

A kind of SrO-based resistive memory and preparation method thereof Download PDF

Info

Publication number
CN109273597B
CN109273597B CN201810993822.2A CN201810993822A CN109273597B CN 109273597 B CN109273597 B CN 109273597B CN 201810993822 A CN201810993822 A CN 201810993822A CN 109273597 B CN109273597 B CN 109273597B
Authority
CN
China
Prior art keywords
sro
thickness
electrode
random access
access memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810993822.2A
Other languages
Chinese (zh)
Other versions
CN109273597A (en
Inventor
谭婷婷
杜怡行
曹爱
查钢强
陈勇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shaanxi Aoxiang Radiation Detection Technology Co ltd
Original Assignee
Northwestern Polytechnical University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northwestern Polytechnical University filed Critical Northwestern Polytechnical University
Priority to CN201810993822.2A priority Critical patent/CN109273597B/en
Publication of CN109273597A publication Critical patent/CN109273597A/en
Application granted granted Critical
Publication of CN109273597B publication Critical patent/CN109273597B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/883Oxides or nitrides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/24Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)

Abstract

本发明涉及一种阻变存储器及其制备方法,属于信息存储器件技术领域。该阻变存储器金属‑绝缘体‑金属(MIM)三明治结构,该MIM结构的顶电极与底电极分别为金属电极,金属电极之间的阻变介质为非晶氧化锶薄膜。本发明采用氧化锶薄膜作为阻变材料,可制备出低功耗、高存储窗口和稳定性较好的阻变存储器,从而具有多值存储和高密度存储的潜力。

Figure 201810993822

The invention relates to a resistive memory and a preparation method thereof, belonging to the technical field of information storage devices. In the metal-insulator-metal (MIM) sandwich structure of the resistive memory, the top electrode and the bottom electrode of the MIM structure are respectively metal electrodes, and the resistive medium between the metal electrodes is an amorphous strontium oxide film. The invention adopts the strontium oxide film as the resistive variable material, and can prepare the resistive variable memory with low power consumption, high storage window and good stability, thereby having the potential of multi-value storage and high-density storage.

Figure 201810993822

Description

Resistive random access memory based on SrO and preparation method thereof
Technical Field
The invention belongs to the technical field of information storage devices, particularly relates to development and research work of important components of a novel non-volatile information storage device, and more particularly relates to a resistive random access memory based on SrO and a preparation method thereof.
Background
Memory (Memory) is a Memory device used in modern information technology to store various data and programs, and generally employs two stable state Memory cells to implement the Memory function. The array composed of a large number of memory cells is taken as a core, and necessary address decoding and read-write control circuits are added to form a memory integrated circuit; the memory chip is formed by adding necessary I/O interface and some auxiliary circuits. At present, the non-volatile memory in the market is mainly a Flash memory (Flash), but the Flash memory itself still faces many defects and difficulties, such as too slow erasing speed, too high erasing voltage, and the like. The biggest bottleneck of flash memory is at the limit of size reduction, which directly results in the storage density of flash memory approaching its physical limit. Resistive Random Access Memory (RRAM) stores data by using a certain thin film material to exhibit two or more different resistance states under the action of an external electric field. The resistive random access memory has the advantages of simple structure, high storage density, convenience in realizing 3D (three-dimensional) stacking, good contractibility performance, low power consumption, high erasing and writing speed repeatability, compatibility with the traditional CMOS (complementary metal oxide semiconductor) and the like. Therefore, a new generation of memory technology represented by the resistive random access memory has become a research hotspot which is concerned by the academic and industrial fields.
The basic structure of the resistive random access memory comprises two layers of electrode materials with good conductivity and a layer of semiconductor or insulating storage medium material in the middle. The dielectric layer material is a carrier of the resistive random access memory for generating the resistive random access memory, and has the most direct and key influence on the performance of the resistive random access memory. At present, a great number of dielectric layer materials are reported for the resistive random access memory, wherein the inorganic dielectric materials include the following types: binary oxides, ternary and multicomponent oxides, chalcogenic solid electrolytes, nitrides and other inorganic materials. The storage medium material of the binary oxide shows the best storage performance in all medium materials. New dielectric layer materials and new structures are being sought worldwide to improve the memory performance of RRAMs.
Disclosure of Invention
Technical problem to be solved
In order to avoid the defects of the prior art, the invention provides a novel SrO-based resistive random access memory with the advantages of more stable performance, lower power consumption, higher memory window ratio and the like, and provides a tin-copper alloy/strontium oxide film/platinum structure and a preparation method thereof.
Technical scheme
A resistive random access memory based on SrO is characterized in that an MIM structure is adopted, a top electrode and a bottom electrode of the MIM structure are respectively metal electrodes, and an intermediate dielectric layer is an amorphous strontium oxide film; wherein the top electrode is Sn-Cu alloy with a thickness of 200-500 nm; the bottom electrode is Pt, and the thickness of the Pt is 100-200 nm; the thickness of the strontium oxide amorphous film is 20-60 nm.
And a protective layer is arranged between the middle medium layer and the top electrode, is made of metal Pt and has the thickness of 10-50 nm.
The Sn-Cu alloy comprises 99.7% of Sn and 0.3% of Cu.
A preparation method of a resistive random access memory based on SrO is characterized by comprising the following steps:
step 1: depositing a SrO film on a Pt substrate which is sequentially pretreated by deionized water, alcohol and acetone, wherein the thickness of the SrO film is 20-60 nm; the deposition adopts JGP560C type ultrahigh vacuum multifunctional magnetron sputtering equipment, and the deposition vacuum degree is less than 1 multiplied by 10-4Pa, deposition rate between 2nm/min and 10 nm/min;
step 2: under vacuum degree of less than 1 × 10-4Under the condition of Pa, depositing a Pt layer as a protective layer on the prepared SrO film, wherein the thickness is between 10nm and 50 nm;
and step 3: and evaporating a tin-copper alloy electrode by using a vacuum evaporation device, wherein the thickness of the tin-copper alloy electrode is between 200nm and 500nm, and obtaining a pattern of the required electrode through a mask plate with a hole diameter of 0.3mm in the process of preparing the electrode.
Advantageous effects
Compared with the prior art, the invention has the advantages that: according to the invention, the strontium oxide is used as the resistance change material of the resistance change memory, so that the memory with good resistance change performance can be prepared. The SrO-based resistive random access memory has the advantages of small erasing voltage, good stability and extremely large storage window, improves the storage density and provides possibility for multi-value storage of a nonvolatile low-power-consumption memory.
Drawings
Fig. 1 is a process flow diagram of a resistive random access memory according to an embodiment of the invention; (a) depositing a SrO film on a Pt substrate; (b) depositing a Pt layer on the SrO film; (c) evaporating a tin-copper alloy electrode;
1-Pt substrate, 2-SrO film, 3-Pt layer and 4-tin-copper alloy electrode;
fig. 2 shows the result of the resistance change characteristic test of the SrO-based resistance change memory of the present invention: the a-device jumps from a high resistance state to a low resistance state under the excitation of forward bias; b-a process of maintaining a low resistance state; c, the jump process of the device from a low resistance state to a high resistance state under the excitation of negative bias; d-a process of maintaining a high resistance state;
fig. 3 is a test result of cycle characteristics of the SrO-based resistance change memory according to the present invention.
Detailed Description
The invention will now be further described with reference to the following examples and drawings:
the strontium oxide-based resistive random access memory is of a metal-insulator-metal (MIM) structure, a top electrode and a bottom electrode of the MIM structure are metal electrodes respectively, and a middle dielectric layer of the structure is an amorphous strontium oxide film. Wherein the top electrode is Sn-Cu alloy (Sn/99.7%, Cu/0.3%) with a thickness between 200nm and 500 nm. The bottom electrode is commercially available platinum/titanium/silicon dioxide/silicon (Pt/Ti/SiO)2/Si) composite substrate, the thickness of Pt is between 100nm and 200 nm.
A preparation method of an SrO-based resistive random access memory comprises the following steps:
step 1: growing a SrO insulating layer on Pt of the composite substrate;
step 2: sputtering a Pt layer as a protective layer;
and step 3: obtaining a top electrode with a certain pattern;
the step 1 specifically comprises the following steps: the SrO film is deposited by a magnetron sputtering method, vacuum deposition is carried out, and the deposition vacuum degree is less than 1 multiplied by 10-4Pa, the deposition speed is 2nm/min-10 nm/min. Step 2 after the step 1 is to sputter a Pt layer on the SrO film by magnetron sputtering, which aims to prevent the strontium oxide film from absorbing moisture and carbon dioxide in the air to become strontium hydroxide (Sr (OH)2) And strontium carbonate (SrCO)3). And 3, specifically, covering a mask plate with a hole with the diameter of 0.3mm on the primary finished product obtained in the step 2, and obtaining the electrode with a certain pattern by adopting a vacuum evaporation method.
The process of the SrO-based resistive random access memory prepared by the invention is shown in figure 1,
1) a SrO thin film 2 is deposited on a Pt substrate 1 (as a bottom electrode) pretreated with deionized water, alcohol, and acetone in sequence to a thickness of 20nm to 60nm, as shown in fig. 1 (a). JGP560C type ultrahigh vacuum multifunctional magnetron sputtering equipment is adopted for deposition, the standard parameters of the equipment are selected for the process, the thickness of the film is about 20-60nm, and the deposition rate is between 2nm/min and 10 nm/min;
2) under vacuum degree of less than 1 × 10-4In the case of Pa, depositing a Pt layer 3 as a protective layer on the prepared SrO film 2, wherein the thickness is between 10nm and 50nm, as shown in figure 1 (b);
3) and evaporating the tin-copper alloy electrode 4 by using a vacuum evaporation device, wherein the thickness is between 200nm and 500 nm. In the process of preparing the electrode, a required electrode pattern is obtained through a mask plate with a hole diameter of 0.3mm, as shown in fig. 1 (c);
the invention uses SrO as the material of the resistive layer, and has the advantages of obtaining the resistive random access memory with ultrahigh memory window and low threshold voltage. The multi-value storage possibility of the single-layer memory is realized, and high-density storage is hopeful to be realized.
The resistance change performance test of the resistance change memory prepared in this embodiment is shown in fig. 2 and 3.
As can be seen from fig. 2, as the applied bias voltage of the top electrode changes (the bottom electrode is always grounded), the resistive layer between the top electrode and the bottom electrode can be inverted between high level and low level, i.e. the transition between the stored logic states "0" and "1" occurs. In addition, the threshold voltage of the device is smaller, which is beneficial to reducing power consumption.
As can be seen from fig. 3, under the condition of reading with the small voltage of 0.02V applied, the resistance value of the high-resistance state and the low-resistance state of the device does not fluctuate greatly during the 100-cycle test, which indicates that the memory has good uniformity of resistance distribution and good endurance. Meanwhile, the resistive random access memory device shows an ultra-high memory window (up to 10)9)。

Claims (3)

1. A resistive random access memory based on SrO is characterized in that an MIM structure is adopted, a top electrode and a bottom electrode of the MIM structure are respectively metal electrodes, and an intermediate dielectric layer is an amorphous strontium oxide film; wherein the top electrode is Sn-Cu alloy with a thickness of 200-500 nm; the bottom electrode is Pt, and the thickness of the Pt is 100-200 nm; the thickness of the amorphous strontium oxide film is 20-60 nm;
and a protective layer is arranged between the middle dielectric layer and the top electrode, is made of metal Pt and has a thickness of 10-50 nm.
2. The SrO-based resistive random access memory according to claim 1, wherein the Sn-Cu alloy comprises 99.7% of Sn and 0.3% of Cu.
3. The preparation method of the SrO-based resistive random access memory according to any one of claims 1-2, which is characterized by comprising the following steps:
step 1: depositing a SrO film (2) on a Pt substrate (1) which is pretreated by deionized water, alcohol and acetone in sequence, wherein the thickness of the SrO film is 20nm-60 nm; JGP560C type ultrahigh vacuum multifunctional magnetron sputtering equipment is adopted for deposition, the deposition vacuum degree is less than 1 multiplied by 10 < -4 > Pa, and the deposition rate is between 2nm/min and 10 nm/min;
step 2: under the condition that the vacuum degree is less than 1 multiplied by 10 < -4 > Pa, a Pt layer (3) is deposited on the prepared SrO film (2) to be used as a protective layer, and the thickness is 10nm-50 nm;
and step 3: and (3) evaporating a tin-copper alloy electrode (4) by using a vacuum evaporation device, wherein the thickness of the tin-copper alloy electrode is between 200nm and 500nm, and in the process of preparing the electrode, a required electrode pattern is obtained through a mask plate with a hole diameter of 0.3 mm.
CN201810993822.2A 2018-08-29 2018-08-29 A kind of SrO-based resistive memory and preparation method thereof Active CN109273597B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810993822.2A CN109273597B (en) 2018-08-29 2018-08-29 A kind of SrO-based resistive memory and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810993822.2A CN109273597B (en) 2018-08-29 2018-08-29 A kind of SrO-based resistive memory and preparation method thereof

Publications (2)

Publication Number Publication Date
CN109273597A CN109273597A (en) 2019-01-25
CN109273597B true CN109273597B (en) 2021-02-02

Family

ID=65154995

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810993822.2A Active CN109273597B (en) 2018-08-29 2018-08-29 A kind of SrO-based resistive memory and preparation method thereof

Country Status (1)

Country Link
CN (1) CN109273597B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115148902A (en) * 2022-07-15 2022-10-04 华中科技大学 A kind of memristor with a laminated structure and its preparation method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8274065B2 (en) * 2009-10-19 2012-09-25 Macronix International Co., Ltd. Memory and method of fabricating the same
JP5480233B2 (en) * 2011-12-20 2014-04-23 株式会社東芝 Nonvolatile memory device and manufacturing method thereof
US8853713B2 (en) * 2012-05-07 2014-10-07 Micron Technology, Inc. Resistive memory having confined filament formation
US9231205B2 (en) * 2013-03-13 2016-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Low form voltage resistive random access memory (RRAM)
CN104752609B (en) * 2013-12-26 2017-06-20 北京有色金属研究总院 A kind of resistance-variable storing device and preparation method thereof
CN105990519B (en) * 2015-02-05 2019-02-01 中国科学院微电子研究所 Non-volatile resistive random access memory device and preparation method thereof
TWI625874B (en) * 2015-11-05 2018-06-01 華邦電子股份有限公司 Conductive-bridging random access memory
CN105322091B (en) * 2015-12-09 2018-09-25 中国科学院物理研究所 A kind of light write-in variable-resistance memory unit and its preparation, operating method and application

Also Published As

Publication number Publication date
CN109273597A (en) 2019-01-25

Similar Documents

Publication Publication Date Title
CN108831992B (en) A resistive memory with hafnium-doped zinc oxide resistive switching layer and preparation method thereof
CN111463346B (en) OTS gating material, OTS gating unit, preparation method of OTS gating unit and memory
JP2008022007A (en) Nonvolatile memory device including variable resistance material and manufacturing method thereof
US9978941B2 (en) Self-rectifying resistive random access memory cell structure
CN102270739A (en) A resistive variable memory cell containing a fast switching device and its preparation method
CN101425559A (en) Resistance transition memory and manufacturing method thereof
CN102005536A (en) Improved NiO-based resistive random access memory (RRAM) and manufacturing method thereof
CN105185909A (en) Organic material resistance random access memory element and manufacturing method thereof
KR101926031B1 (en) Complementary resistive switchable filler and nonvolatile comlementary resistive switchable memory comprising the same
CN101577310A (en) A resistance transition memory and its manufacturing method
CN105514268A (en) Resistive random access memory with high on-off ratio and preparation method thereof
CN110148668B (en) Al-Sc-Sb-Te phase-change material, phase-change memory unit and preparation method thereof
CN108899417A (en) Ta-Sb-Te phase-change material, phase-changing memory unit and preparation method thereof
CN110752293A (en) Bidirectional threshold switch selection device and preparation method thereof
CN102074270A (en) Multi-valued storage method of one-time program memory
CN109273597B (en) A kind of SrO-based resistive memory and preparation method thereof
CN102931347A (en) Resistive random access memory and preparation method thereof
CN101857206A (en) Metal nitride with resistance change property and application thereof
CN102214674B (en) RRAM (resistive random access memory) with self-rectifying effect based on SOI (silicon on insulator) materials
CN110752289A (en) Based on MnZn codoped BiFeO3Resistive random access memory of thin film and preparation method thereof
CN108963073A (en) Ge-Se-O ovonic threshold switch (OTS) material, gate unit and preparation method
CN101882628B (en) Rectifying device for cross array structure memory
CN101577311A (en) One-time programming memory and manufacturing method thereof
CN107240642A (en) A kind of complementary type resistance-variable storing device and preparation method thereof
CN111785830A (en) Resistive memory based on gallium oxide film and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20210330

Address after: 710075 Feitian maker space 310, 3rd floor, Qianren building, No.9, Gaoxin 2nd Road, high tech Zone, Xi'an City, Shaanxi Province

Patentee after: Shaanxi AoXiang Radiation Detection Technology Co.,Ltd.

Address before: 710072 No. 127 Youyi West Road, Shaanxi, Xi'an

Patentee before: Northwestern Polytechnical University