[go: up one dir, main page]

CN105514268A - Resistive random access memory with high on-off ratio and preparation method thereof - Google Patents

Resistive random access memory with high on-off ratio and preparation method thereof Download PDF

Info

Publication number
CN105514268A
CN105514268A CN201510957045.2A CN201510957045A CN105514268A CN 105514268 A CN105514268 A CN 105514268A CN 201510957045 A CN201510957045 A CN 201510957045A CN 105514268 A CN105514268 A CN 105514268A
Authority
CN
China
Prior art keywords
layer
resistive
layers
homojunction
material layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510957045.2A
Other languages
Chinese (zh)
Inventor
罗文博
张平
帅垚
潘忻强
孙翔宇
吴传贵
朱俊
张万里
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN201510957045.2A priority Critical patent/CN105514268A/en
Publication of CN105514268A publication Critical patent/CN105514268A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/883Oxides or nitrides
    • H10N70/8833Binary metal oxides, e.g. TaOx
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/021Formation of switching materials, e.g. deposition of layers
    • H10N70/026Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)

Abstract

The invention belongs to the technical field of modification and manufacture of a nonvolatile memory in a CMOS very-large-scale integrated circuit, and specifically relates to a resistive random access memory with high on-off ratio and a preparation method thereof. The resistive random access memory with high on-off ratio sequentially comprises, from top to bottom, a top electrode, a resistive material layer, a bottom electrode, an adhesive layer and a substrate. The resistive material layer is composed of three layers of homojunction metal oxide, and the oxygen vacancy concentration of the intermediate layer of the three-layer homojunction metal oxide structure is greater than that of the other two layers. The substrate is a Si substrate of which the surface is provided with a layer of SiO2 formed through thermal oxidation. According to the invention, by controlling oxygen partial pressure of the three layers of homojunction, the three layers are of different oxygen vacancy concentration, oxygen vacancy is easier to move, a higher on-off ration is achieved, the storage states of different information can be better distinguished, and crosstalk is avoided.

Description

一种高开关比阻变存储器及其制备方法A high switching ratio resistive memory and its preparation method

技术领域technical field

本发明涉及阻变存储器(RRAM),具体涉及一种高开关比阻变存储器及其制备方法,属于CMOS超大规模集成电路(ULSI)中的非挥发存储器(Nonvolatilememory)的改性及其制造技术领域。The invention relates to a resistive memory (RRAM), in particular to a high switching ratio resistive memory and a preparation method thereof, belonging to the technical field of modification and manufacture of nonvolatile memory (Nonvolatile memory) in CMOS ultra-large-scale integrated circuits (ULSI) .

背景技术Background technique

近年来,随着经济的发展,市场对大容量、高密度、低功耗、低成本、便携式的存储器的需求量大大提高。然而,在半导体工艺节点不断向前进步过程中,现今的代表非易失性存储器Flash遇到了不可避免的缺点,比如:操作电压大、工作速度慢等等。已经无法满足市场对非易失性存储器的超高存储密度的要求了。因此,在存储器材料和技术领域取得重大突破,开发新一代的非易失性存储器技术尤为迫切。In recent years, with the development of the economy, the market demand for large-capacity, high-density, low-power, low-cost, and portable memory has greatly increased. However, in the process of continuous advancement of semiconductor process nodes, today's representative non-volatile memory Flash encounters unavoidable shortcomings, such as: high operating voltage, slow working speed, and so on. It has been unable to meet the market's requirements for ultra-high storage density of non-volatile memory. Therefore, it is particularly urgent to make a major breakthrough in the field of memory materials and technologies, and to develop a new generation of non-volatile memory technology.

新型的非易失性存储器包括铁电存储器(FRAM)、磁存储器(MRAM)、相变存储器(PRAM)和阻变存储器(RRAM)。其中,阻变存储器由于具有器件结构简单(M-I-M)、制备工艺简单、操作电压低、擦写速度快、多值存储、与现今的CMOS工艺兼容等优点而作为下一代新型非易失性存储器的最有力竞争者之一。当对阻变存储器施加适当的外加电压后,器件电阻会在高阻态与低阻态之间相互转换,从而实现信息的‘0’与‘1’的存储。而器件的开关比(RHRS/RLRS)决定了器件的存储能力,体现了不同信息的存储状态间的区分程度。New types of nonvolatile memory include ferroelectric memory (FRAM), magnetic memory (MRAM), phase change memory (PRAM) and resistive change memory (RRAM). Among them, the resistive memory has the advantages of simple device structure (MIM), simple manufacturing process, low operating voltage, fast erasing and writing speed, multi-value storage, and compatibility with today's CMOS technology. One of the top contenders. When an appropriate external voltage is applied to the RRAM, the resistance of the device will switch between a high resistance state and a low resistance state, thereby realizing the storage of '0' and '1' of information. The on/off ratio (R HRS /R LRS ) of the device determines the storage capacity of the device, and reflects the degree of distinction between storage states of different information.

目前,很多存储器对于不同信息的存储状态的区分不明显,导致“串扰”问题的存在,严重影响了读取数据的准确性,不利于阻变存储器在实际的应用。因此,如何解决不同信息的存储状态的区分度不够高是目前急需解决的问题。At present, many memories do not distinguish the storage states of different information clearly, which leads to the existence of "crosstalk" problem, which seriously affects the accuracy of reading data, which is not conducive to the practical application of resistive variable memory. Therefore, how to solve the problem that the degree of differentiation of the storage states of different information is not high enough is an urgent problem to be solved at present.

研究发现,合理控制三层同质结金属氧化物的生长氧分压可以得到高的开关比的阻变现象,从而有效地解决不同信息存储状态间的区分度不够高的问题。The study found that reasonable control of the oxygen partial pressure of the three-layer homojunction metal oxide growth can obtain a high switching ratio resistance switching phenomenon, thereby effectively solving the problem of insufficient discrimination between different information storage states.

中山大学的光电材料和技术国家重点实验室的W.J.Ma等人研究了Pt/TiO2/BaTiO3/TiO2/Pt阻变存储器,发现这种结构中,TiO2充当氧空位的储蓄者,而BaTiO3充当氧空位供给者,这种三层结构对于氧空位的浓度和分布有着重大的影响。而在阻变存储器之中,氧空位一直扮演着核心的角色,调控好氧空位浓度和分布可以得到比较大的开关比,从而可以提高存储器对于不同信息的存储状态的区别程度。然而,他们的工作主要是集中在异质结的基础上,工艺复杂,并且得到的I-V曲线开关比约为几十倍。WJMa et al. from the State Key Laboratory of Optoelectronic Materials and Technology at Sun Yat-sen University studied Pt/TiO 2 /BaTiO 3 /TiO 2 /Pt resistive memory, and found that in this structure, TiO 2 acts as a depositor of oxygen vacancies, while BaTiO 3 acts as an oxygen vacancy supplier, and this three-layer structure has a significant impact on the concentration and distribution of oxygen vacancies. In resistive memory, oxygen vacancies have always played a central role, and adjusting the concentration and distribution of aerobic vacancies can obtain a relatively large on-off ratio, thereby improving the degree of differentiation of the memory for different information storage states. However, their work is mainly concentrated on the basis of heterojunction, the process is complicated, and the obtained IV curve switch ratio is about tens of times.

发明内容Contents of the invention

基于以上问题,本发明提供了一种高开关比阻变存储器及其制备方法,通过将同种金属氧化物阻变材料薄膜按照不同的氧分压生长成三层同质结结构,以实现合理的调控氧空位的移动,从而得到高的开关比,使得不同信息的存储状态间的区分程度变高,提高了存储器的存储能力。Based on the above problems, the present invention provides a high switching ratio resistive variable memory and its preparation method, by growing the same metal oxide resistive switch material film into a three-layer homojunction structure according to different oxygen partial pressures, in order to realize reasonable The movement of oxygen vacancies can be regulated to obtain a high on-off ratio, which makes the degree of discrimination between the storage states of different information higher, and improves the storage capacity of the memory.

本发明的技术方案如下:Technical scheme of the present invention is as follows:

一种高开关比阻变存储器,自上而下依次包括顶电极、阻变材料层、底电极、粘接层、衬底,其特征是:所述阻变材料层为三层同质结的金属氧化物构成,且该三层同质结金属氧化物结构的中间层氧空位浓度大于两边层。A resistive variable memory with a high switching ratio, comprising a top electrode, a resistive material layer, a bottom electrode, an adhesive layer, and a substrate from top to bottom, and is characterized in that: the resistive material layer is a three-layer homogeneous junction It is composed of metal oxide, and the concentration of oxygen vacancies in the middle layer of the three-layer homojunction metal oxide structure is greater than that in the two side layers.

所述衬底采用表面热氧了一层SiO2的Si片。The substrate is a Si sheet with a layer of SiO 2 on the surface thermally oxidized.

所述底电极和顶电极材料为导电金属或金属氮化物。The material of the bottom electrode and the top electrode is conductive metal or metal nitride.

所述阻变材料层的材料为二元金属氧化物中的TiOx、HfOx、ZrOx、NiOx、ZnOx、或者TaOxThe material of the resistive material layer is TiO x , HfO x , ZrO x , NiO x , ZnO x , or TaO x in binary metal oxides.

所述顶电极为直径200μm的圆形点电极。The top electrode is a circular point electrode with a diameter of 200 μm.

所述阻变材料层中的中间层的同质结金属氧化物大于两边层的氧空位浓度至少一个量级,每个量级的倍率为10倍。The homojunction metal oxide in the middle layer of the resistive material layer is at least one order of magnitude greater than the oxygen vacancy concentration of the two side layers, and the magnification of each order is 10 times.

该高开关比的阻变存储器的制备方法,包括以下步骤:The preparation method of the resistive variable memory with high switching ratio comprises the following steps:

步骤1、在硅片上热氧生长绝缘层SiO2制得衬底;Step 1, growing an insulating layer SiO on a silicon wafer by thermal oxygen to prepare a substrate;

步骤2、在步骤1制得的衬底上依次溅射或者蒸发金属Ti和M,其中Ti是粘结层,M为底电极;Step 2, sequentially sputtering or evaporating metal Ti and M on the substrate obtained in step 1, wherein Ti is the bonding layer, and M is the bottom electrode;

步骤3、在底电极M上自下而上依次制备氧空位浓度中间层大于两边的三层同质结金属氧化物,即阻变材料层,然后对其进行原位退火处理;制备方法是通过脉冲激光沉积法,在同一个腔体内通过调控氧分压依次沉积三层阻变材料;Step 3: On the bottom electrode M, three layers of homojunction metal oxides with an oxygen vacancy concentration in the middle layer greater than that on both sides are sequentially prepared from bottom to top, that is, the resistive material layer, and then in-situ annealing is performed on it; the preparation method is by The pulsed laser deposition method deposits three layers of resistive materials sequentially in the same cavity by adjusting the partial pressure of oxygen;

步骤4、在阻变材料层上溅射或者电子束蒸发制备顶电极。Step 4, sputtering or electron beam evaporation on the resistive material layer to prepare the top electrode.

本发明通过:The present invention adopts:

(1)制备工艺与CMOS工艺兼容,并其相较于一般的RRAM而言并未增加新的工艺步骤,操作简单,容易实现。(1) The preparation process is compatible with the CMOS process, and compared with the general RRAM, no new process steps are added, and the operation is simple and easy to implement.

(2)通过控制三层同质结的生长氧分压,从而导致它们的氧空位浓度不同,使氧空位更易发生移动,以得到较高的开关比,从而使得不同信息间的存储状态更好地区分开,进而避免串扰现象。(2) By controlling the growth oxygen partial pressure of the three-layer homojunction, their oxygen vacancy concentrations are different, making the oxygen vacancies easier to move, so as to obtain a higher switching ratio, so that the storage state between different information is better. area to avoid crosstalk.

综上所述,本发明即未加工艺难度,还有效提高了存储器对数据的区分程度,且避免了串扰现象。To sum up, the present invention does not increase the difficulty of the process, but also effectively improves the degree of data differentiation of the memory, and avoids the phenomenon of crosstalk.

附图说明Description of drawings

图1本发明所述的阻变存储器的基本结构截面示意图;Fig. 1 is a schematic cross-sectional view of the basic structure of the resistive variable memory according to the present invention;

图2本发明所述的阻变存储器的I-V曲线;The I-V curve of the resistive variable memory of Fig. 2 of the present invention;

图3本发明所述的阻变存储器的氧空位分布示意图;Fig. 3 is a schematic diagram of the distribution of oxygen vacancies in the resistive memory according to the present invention;

附图标记:顶电极-1,高氧分压层-2,低氧分压层-3,高氧分压层-4,底电极-5,粘接层Ti-6,SiO2层-7,Si层-8。Reference signs: top electrode-1, high oxygen partial pressure layer-2, low oxygen partial pressure layer-3, high oxygen partial pressure layer-4, bottom electrode-5, bonding layer Ti-6, SiO 2 layer-7 , Si layer-8.

具体实施方案specific implementation plan

下面结合附图和TiOx阻变存储器的制备对本发明作进一步详细描述:The present invention will be described in further detail below in conjunction with the accompanying drawings and the preparation of the TiOx resistive variable memory:

本发明制备的高开关比的阻变存储器的工艺结合附图描述如下:The process of the resistive variable memory with high switching ratio prepared by the present invention is described as follows in conjunction with the accompanying drawings:

1)制备绝缘层。在硅片8上热氧生长一层SiO2作为绝缘层7,如图1所示;1) Prepare the insulating layer. One layer of SiO is grown by thermal oxygen on the silicon wafer 8 as the insulating layer 7, as shown in Figure 1;

2)制备底电极。在绝缘层7上依次溅射金属Ti和Pt(厚度200nm),其中Ti作为粘接层,Pt作为底电极;2) Prepare the bottom electrode. On the insulating layer 7, metal Ti and Pt (thickness 200nm) are sequentially sputtered, wherein Ti is used as an adhesive layer, and Pt is used as a bottom electrode;

3)制备阻变薄膜。通过脉冲激光沉积制备第一层4TiOx,厚度为100nm,氧分压为10Pa,如图1;紧接着生长第二层3,厚度为300nm,氧分压为1Pa;最后再长第三层2,厚度为100nm,氧分压为10Pa;3) Preparation of resistive thin film. The first layer 4TiOx was prepared by pulsed laser deposition with a thickness of 100nm and an oxygen partial pressure of 10Pa, as shown in Figure 1; followed by the growth of the second layer 3 with a thickness of 300nm and an oxygen partial pressure of 1Pa; finally, the third layer 2 was grown. , with a thickness of 100nm and an oxygen partial pressure of 10Pa;

4)制备顶电极。使用真空蒸发制备半径为200μm的圆形Au点电极,厚度约为200nm,如图1所示。4) Prepare the top electrode. A circular Au dot electrode with a radius of 200 μm and a thickness of about 200 nm was prepared using vacuum evaporation, as shown in Figure 1.

本发明直接通过调控三层同质结的生长氧分压来得到不同的氧空位浓度分布(中间层浓度大,两边层小),使氧空位更易移动,从而得到较大的开关比,这样可以更好地区分不同信息的存储状态,进而避免“串扰”现象。The present invention directly obtains different oxygen vacancy concentration distributions (high concentration in the middle layer and small layers on both sides) by directly regulating the growing oxygen partial pressure of the three-layer homojunction, so that the oxygen vacancies can move more easily, thereby obtaining a larger on-off ratio, which can Better distinguish the storage status of different information, thereby avoiding the "crosstalk" phenomenon.

Claims (6)

1.一种高开关比阻变存储器,自上而下依次包括顶电极、阻变材料层、底电极、粘接层和衬底,其特征在于:1. A high switching ratio resistive variable memory, comprising top electrode, resistive variable material layer, bottom electrode, adhesive layer and substrate successively from top to bottom, is characterized in that: 所述阻变材料层为三层同质结的金属氧化物构成,且该三层同质结金属氧化物结构的中间层氧空位浓度大于两边层;The resistive material layer is composed of a three-layer homojunction metal oxide, and the oxygen vacancy concentration of the middle layer of the three-layer homojunction metal oxide structure is greater than that of the two side layers; 所述衬底采用表面热氧了一层SiO2的Si片。The substrate is a Si sheet with a layer of SiO 2 on the surface thermally oxidized. 2.如权利要求1所述高开关比阻变存储器,其特征在于:所述阻变材料层中的中间层的同质结金属氧化物大于两边层的氧空位浓度至少一个量级,每个量级的倍率为10倍。2. The high switching ratio resistive variable memory according to claim 1, characterized in that: the homojunction metal oxide in the middle layer of the resistive material layer is at least an order of magnitude greater than the oxygen vacancy concentration of the layers on both sides, each The magnification of magnitude is 10 times. 3.如权利要求1所述高开关比阻变存储器,其特征在于:所述底电极和顶电极材料为导电金属或金属氮化物。3. The high switching ratio RRAM according to claim 1, wherein the material of the bottom electrode and the top electrode is conductive metal or metal nitride. 4.如权利要求1所述高开关比阻变存储器,其特征在于:所述阻变材料层的材料为二元金属氧化物中的TiOx、HfOx、ZrOx、NiOx、ZnOx、或者TaOx4. The high switching ratio resistive variable memory according to claim 1, characterized in that: the material of the resistive variable material layer is TiOx , HfOx, ZrOx , NiOx , ZnOx , Or TaO x . 5.如权利要求1所述高开关比阻变存储器,其特征在于:所述顶电极为直径200μm的圆形点电极。5. The high switching ratio RRAM according to claim 1, wherein the top electrode is a circular dot electrode with a diameter of 200 μm. 6.如权利要求1所述高开关比阻变存储器的制备方法,包括以下步骤:6. The preparation method of high switching ratio RRAM as claimed in claim 1, comprising the following steps: 步骤1、在硅片上热氧生长绝缘层SiO2制得衬底;Step 1, growing an insulating layer SiO on a silicon wafer by thermal oxygen to prepare a substrate; 步骤2、在步骤1制得的衬底上依次溅射或者蒸发金属Ti和M,其中Ti是粘结层,M为底电极;Step 2, sequentially sputtering or evaporating metal Ti and M on the substrate obtained in step 1, wherein Ti is the bonding layer, and M is the bottom electrode; 步骤3、在底电极M上自下而上依次制备氧空位浓度中间层大于两边的三层同质结金属氧化物,即阻变材料层,然后对其进行原位退火处理;制备方法是通过脉冲激光沉积法,在同一个腔体内通过调控氧分压依次沉积三层阻变材料;Step 3: On the bottom electrode M, three layers of homojunction metal oxides with an oxygen vacancy concentration in the middle layer greater than that on both sides are sequentially prepared from bottom to top, that is, the resistive material layer, and then in-situ annealing is performed on it; the preparation method is by The pulsed laser deposition method deposits three layers of resistive materials sequentially in the same cavity by adjusting the partial pressure of oxygen; 步骤4、在阻变材料层上溅射或者电子束蒸发制备顶电极。Step 4, sputtering or electron beam evaporation on the resistive material layer to prepare the top electrode.
CN201510957045.2A 2015-12-18 2015-12-18 Resistive random access memory with high on-off ratio and preparation method thereof Pending CN105514268A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510957045.2A CN105514268A (en) 2015-12-18 2015-12-18 Resistive random access memory with high on-off ratio and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510957045.2A CN105514268A (en) 2015-12-18 2015-12-18 Resistive random access memory with high on-off ratio and preparation method thereof

Publications (1)

Publication Number Publication Date
CN105514268A true CN105514268A (en) 2016-04-20

Family

ID=55722092

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510957045.2A Pending CN105514268A (en) 2015-12-18 2015-12-18 Resistive random access memory with high on-off ratio and preparation method thereof

Country Status (1)

Country Link
CN (1) CN105514268A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107056280A (en) * 2017-05-25 2017-08-18 扬州大学 A kind of BaTiO with resistive characteristic3The preparation method of micrometer fibers
CN109888094A (en) * 2019-03-06 2019-06-14 天津理工大学 A kind of gate device based on doped titanium oxide and preparation method thereof
CN109904313A (en) * 2019-03-06 2019-06-18 天津理工大学 A new type of high-k dielectric material homogeneous resistive memory and its preparation method
CN110828658A (en) * 2018-08-08 2020-02-21 北京北方华创微电子装备有限公司 Preparation method of resistive random access memory device and resistive random access memory device
CN111146341A (en) * 2020-01-02 2020-05-12 集美大学 Preparation method of resistive random access memory with space limitation effect
CN113346015A (en) * 2021-05-14 2021-09-03 华中科技大学 Memristor for realizing shaping and positioning of conductive filament channel
WO2022241970A1 (en) * 2021-05-20 2022-11-24 华中科技大学 Memristor and preparation method therefor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101533890A (en) * 2009-04-03 2009-09-16 中国科学院上海硅酸盐研究所 Transparent RRAM component with zinc oxide based homogeneous structure and manufacture method thereof
CN102169957A (en) * 2011-03-12 2011-08-31 中山大学 Bipolar resistive random access memory and preparation method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101533890A (en) * 2009-04-03 2009-09-16 中国科学院上海硅酸盐研究所 Transparent RRAM component with zinc oxide based homogeneous structure and manufacture method thereof
CN102169957A (en) * 2011-03-12 2011-08-31 中山大学 Bipolar resistive random access memory and preparation method thereof

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JIE FENG ET AL.: ""Resistive Switches in Ta20S-a/Ta02-x Bilayer and Ta20S-a/Ta02-x/Ta02-y Tri-Iayer Structures"", 《NVMTS》 *
YOON CHEOL BAE ET AL.: ""Oxygen Ion Drift-Induced Complementary Resistive Switching in Homo TiOx/TiOy/TiOx and HeteroTiOx/TiON/TiOx Triple Multilayer Frameworks"", 《ADVANCED FUNCTIONAL MATERIALS》 *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107056280A (en) * 2017-05-25 2017-08-18 扬州大学 A kind of BaTiO with resistive characteristic3The preparation method of micrometer fibers
CN107056280B (en) * 2017-05-25 2020-06-09 扬州大学 BaTiO with resistance change characteristic3Preparation method of micron fiber
CN110828658A (en) * 2018-08-08 2020-02-21 北京北方华创微电子装备有限公司 Preparation method of resistive random access memory device and resistive random access memory device
CN109888094A (en) * 2019-03-06 2019-06-14 天津理工大学 A kind of gate device based on doped titanium oxide and preparation method thereof
CN109904313A (en) * 2019-03-06 2019-06-18 天津理工大学 A new type of high-k dielectric material homogeneous resistive memory and its preparation method
CN111146341A (en) * 2020-01-02 2020-05-12 集美大学 Preparation method of resistive random access memory with space limitation effect
CN113346015A (en) * 2021-05-14 2021-09-03 华中科技大学 Memristor for realizing shaping and positioning of conductive filament channel
WO2022241970A1 (en) * 2021-05-20 2022-11-24 华中科技大学 Memristor and preparation method therefor

Similar Documents

Publication Publication Date Title
CN105514268A (en) Resistive random access memory with high on-off ratio and preparation method thereof
Li et al. The strategies of filament control for improving the resistive switching performance
JP2005317976A (en) Memory device utilizing multilayer structure with stepwise resistance value
CN102479925A (en) Resistance transformation memory structure with high transformation ratio capability and preparation method thereof
CN102270739A (en) A resistive variable memory cell containing a fast switching device and its preparation method
CN105990519A (en) Non-volatile resistive random access memory device and preparation method thereof
CN103794723A (en) Phase change memory unit and method for manufacturing phase change memory unit
CN103500797B (en) Random access memory unit and manufacture method thereof
CN103165172B (en) Hybrid memory device and control method and preparation method thereof
CN102104110A (en) Resistance change memory with optimized resistance change characteristic and preparation method thereof
CN103633242A (en) Resistive random access memory with self-rectification characteristic and preparation method thereof
CN102005536A (en) Improved NiO-based resistive random access memory (RRAM) and manufacturing method thereof
CN101783388A (en) Non-volatile resistive switching type memory with self-rectifying effect
WO2022213531A1 (en) Storage and calculation integrated operation method and application of self-rectification memristor circuit
CN101872836A (en) A resistive non-volatile memory device and its manufacturing method
CN105552220A (en) Silicon oxide thin film based low power consumption resistive random access memory and preparation method therefor
CN102623631A (en) Resistive random access memory unit, memory and preparation method
CN102931343A (en) Resistive random access memory and method for reducing forming voltage of resistive random access memory
CN102157686B (en) Memorizer with surface impedance state varying with electric domain and manufacturing method thereof
CN103515534B (en) Resistive random access memory with high uniformity and manufacturing method thereof
CN109494301A (en) A kind of method and its resistance-variable storing device improving resistance-variable storing device stability
CN106229407B (en) A kind of high consistency resistance-variable storing device and preparation method thereof
CN107240642A (en) A kind of complementary type resistance-variable storing device and preparation method thereof
CN102593352A (en) Method for preparing resistive random access memory
CN103247696A (en) Tunneling diode rectifying device and manufacturing method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160420