[go: up one dir, main page]

CN106298745A - Connecting pad electrostatic protection element of integrated circuit - Google Patents

Connecting pad electrostatic protection element of integrated circuit Download PDF

Info

Publication number
CN106298745A
CN106298745A CN201510252851.XA CN201510252851A CN106298745A CN 106298745 A CN106298745 A CN 106298745A CN 201510252851 A CN201510252851 A CN 201510252851A CN 106298745 A CN106298745 A CN 106298745A
Authority
CN
China
Prior art keywords
type electrode
electrode region
region
conductive
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510252851.XA
Other languages
Chinese (zh)
Inventor
林硕彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Analog Technology Inc
Original Assignee
Advanced Analog Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Analog Technology Inc filed Critical Advanced Analog Technology Inc
Publication of CN106298745A publication Critical patent/CN106298745A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

一种集成电路的连接垫静电防护元件,该集成电路包含有一基板与形成在基板上方的连接垫,该静电防护元件包含有一静电放电结构与多个上下间隔排列的导电层,该静电放电结构形成于该基板内部且位于该连接垫的下方,该多个导电层形成于该基板上方,并位于该静电放电结构与该连接垫之间,该多个导电层电性连接该静电放电结构与该连接垫;当连接垫有静电产生时,静电能量经由导电层进入该静电放电结构,由静电放电结构将静电导引到接地,达到静电防护的功效。

A connection pad electrostatic protection component of an integrated circuit. The integrated circuit includes a substrate and a connection pad formed above the substrate. The electrostatic protection component includes an electrostatic discharge structure and a plurality of conductive layers spaced up and down. The electrostatic discharge structure forms Inside the substrate and below the connection pad, the plurality of conductive layers are formed above the substrate and between the electrostatic discharge structure and the connection pad. The plurality of conductive layers electrically connect the electrostatic discharge structure and the connection pad. Connection pad; when static electricity is generated in the connection pad, the electrostatic energy enters the electrostatic discharge structure through the conductive layer, and the electrostatic discharge structure guides the static electricity to the ground, achieving the effect of electrostatic protection.

Description

集成电路的连接垫静电防护元件Integrated circuit connection pad electrostatic protection components

技术领域technical field

本发明涉及一种静电防护元件,特别涉及一种集成电路的连接垫静电防护元件。The invention relates to an electrostatic protection element, in particular to an electrostatic protection element for a connection pad of an integrated circuit.

背景技术Background technique

集成电路主要包含有一核心电路(core),该核心电路位于连接垫(bondpad)下方,且连接垫电性连接核心电路(core),连接垫可作为信号输入/输出(I/O)端子或电源(power)端子使用。随着半导体科技的进步,集成电路的尺寸已越来越小化,其内部核心电路的布局也越来越精密。然而,当连接垫产生静电时,静电将经由连接垫进入核心电路,恐导致核心电路遭受静电破坏。The integrated circuit mainly includes a core circuit (core), which is located under the connection pad (bondpad), and the connection pad is electrically connected to the core circuit (core), and the connection pad can be used as a signal input/output (I/O) terminal or a power supply (power) terminal use. With the advancement of semiconductor technology, the size of integrated circuits has become smaller and smaller, and the layout of its internal core circuits has become more and more precise. However, when the connection pads generate static electricity, the static electricity will enter the core circuit through the connection pads, which may cause the core circuit to be damaged by static electricity.

发明内容Contents of the invention

因此本发明的主要目的在于提供一种集成电路的连接垫静电防护元件,使集成电路能免于静电的危害。Therefore, the main purpose of the present invention is to provide an electrostatic protection component for the connection pad of an integrated circuit, so that the integrated circuit can be prevented from being harmed by static electricity.

本发明集成电路的连接垫静电防护元件中,该集成电路包含有一基板与形成在基板上方的连接垫,该静电防护元件包含有:In the connection pad electrostatic protection component of the integrated circuit of the present invention, the integrated circuit includes a substrate and the connection pad formed on the substrate, and the static protection component includes:

一静电放电结构,形成于该基板上且位于该连接垫的下方,该静电放电结构包含有一中央电极区与多个外围电极区,该多个外围电极区依续由内向外环绕在该中央电极区的外围;以及An electrostatic discharge structure formed on the substrate and located below the connection pad, the electrostatic discharge structure includes a central electrode area and a plurality of peripheral electrode areas, and the plurality of peripheral electrode areas surround the central electrode successively from inside to outside the periphery of the district; and

多个上下间隔排列的导电层,形成于该基板上方,并位于该静电放电结构与该连接垫之间,该多个导电层电性连接该静电放电结构与该连接垫。A plurality of conductive layers spaced up and down are formed above the substrate and located between the electrostatic discharge structure and the connection pad, and the plurality of conductive layers are electrically connected to the electrostatic discharge structure and the connection pad.

根据本发明的结构,当连接垫有静电产生时,静电能量是经由导电层进入该静电放电结构,而该静电放电结构可将静电导引到接地,如此一来,静电不会进入集成电路的核心电路,达到静电防护的功效。此外,由于该静电放电结构是直接形成在该基板上,并且位在连接垫的下方,换句话说,该静电放电结构约仅占用连接垫的布局区域,使本发明达到有效率的空间配置,让静电放电结构的布局面积达到最小化。According to the structure of the present invention, when static electricity is generated on the connection pad, the electrostatic energy enters the electrostatic discharge structure through the conductive layer, and the electrostatic discharge structure can guide the static electricity to the ground, so that the static electricity will not enter the integrated circuit The core circuit achieves the effect of electrostatic protection. In addition, since the ESD structure is directly formed on the substrate and located under the connection pads, in other words, the ESD structure only occupies the layout area of the connection pads, so that the present invention achieves an efficient space configuration, Minimize the layout area of the ESD structure.

以下结合附图和具体实施例对本发明进行详细描述,但不作为对本发明的限定。The present invention will be described in detail below in conjunction with the accompanying drawings and specific embodiments, but not as a limitation of the present invention.

附图说明Description of drawings

图1:本发明静电防护元件的第一较佳实施例的俯视示意图;Fig. 1: the schematic top view of the first preferred embodiment of the electrostatic protection element of the present invention;

图2:图1的剖视示意图(一);Figure 2: a schematic cross-sectional view of Figure 1 (1);

图3:图1的剖视示意图(二);Fig. 3: the schematic sectional view of Fig. 1 (two);

图4:本发明第一较佳实施例中该静电放电结构的示意图;Fig. 4: the schematic diagram of this electrostatic discharge structure in the first preferred embodiment of the present invention;

图5:本发明第一较佳实施例中第一导电层的示意图;Fig. 5: the schematic diagram of the first conductive layer in the first preferred embodiment of the present invention;

图6:本发明第一较佳实施例中第二导电层的示意图;Fig. 6: the schematic diagram of the second conductive layer in the first preferred embodiment of the present invention;

图7:本发明的静电放电结构的等效电路图;Fig. 7: the equivalent circuit diagram of the electrostatic discharge structure of the present invention;

图8:本发明第一较佳实施例进一步形成N型井区的示意图;Figure 8: A schematic diagram of further forming an N-type well area in the first preferred embodiment of the present invention;

图9:本发明第二较佳实施例中该静电放电结构的示意图;Fig. 9: the schematic diagram of this electrostatic discharge structure in the second preferred embodiment of the present invention;

图10:本发明第二较佳实施例中导电层与静电放电结构的示意图。Fig. 10: A schematic diagram of the conductive layer and the electrostatic discharge structure in the second preferred embodiment of the present invention.

其中,附图标记Among them, reference signs

100静电放电结构 10P型井区100 electrostatic discharge structure 10P type well area

11连接垫 121第一N型电极区11 connection pad 121 first N-type electrode area

122第二N型电极区 123第三N型电极区122 Second N-type electrode area 123 Third N-type electrode area

124 P型掺杂区 125P型电极区124 P-type doped region 125P-type electrode region

13场氧化层 211中央导电体13 field oxide layer 211 central conductor

212导电段 213第一导电环体212 conductive section 213 first conductive ring body

214第二导电接地环体 215连接部214 Second conductive grounding ring body 215 Connecting part

31、32、33、34导孔 411中央导电体31, 32, 33, 34 guide holes 411 central conductor

412导电接地环体 413延伸部412 conductive grounding ring body 413 extension

51、52、53、54导孔 60护层51, 52, 53, 54 guide hole 60 sheath

61连接垫开窗 71第一N型井区61 Connection pad window opening 71 First N-type well area

72第二N型井区 811中央导电体72 Second N-type well area 811 Central conductor

812弧形段 813桥接部812 arc section 813 bridging part

M1第一导电层 M2第二导电层M1 first conductive layer M2 second conductive layer

M3第三导电层 B基板M3 third conductive layer B substrate

R1第一电阻 R2第二电阻R1 first resistor R2 second resistor

ZD齐纳二极管 FOD场氧化元件ZD zener diode FOD field oxidation element

具体实施方式detailed description

下面结合附图对本发明的结构原理和工作原理作具体的描述:Below in conjunction with accompanying drawing, structural principle and working principle of the present invention are specifically described:

集成电路主要包含一基板及位于该基板上方的导电层与连接垫(bondpad),该基板通过掺杂、扩散或离子布植等手段形成各种电路元件(例如电阻、电容、晶体管等),该些电路元件通过导电层彼此电性连接而构成一核心电路(core),该些连接垫电性连接导电层,可作为信号输入/输出(I/O)端子或电源(power)端子使用。An integrated circuit mainly includes a substrate and a conductive layer and a bondpad located above the substrate. The substrate forms various circuit elements (such as resistors, capacitors, transistors, etc.) by means of doping, diffusion, or ion implantation. These circuit elements are electrically connected to each other through the conductive layer to form a core circuit (core), and the connection pads are electrically connected to the conductive layer and can be used as signal input/output (I/O) terminals or power terminals.

以任一个连接垫为例说明,本发明静电防护元件包含有一静电放电结构与多个上下间隔排列的导电层,该静电放电结构形成于该基板内部并包含有一中央电极区与多个外围电极区,该多个外围电极区是依续由内向外环绕在该中央电极区的外围。请参考图1~图3所示,该静电放电结构100形成于该集成电路的基板B的P型井区(P-well)10中,该静电放电结构100位于该连接垫11下方,且该静电放电结构100所在的位置涵盖该连接垫11。请参考图2~图4,该静电放电结构100包含有一第一N型电极区121、一第二N型电极区122、一第三N型电极区123、一P型掺杂区124与一P型电极区125,前述的中央电极区即为该第一N型电极区121,而所述的外围电极区包含该二N型电极区122、第三N型电极区123与P型电极区125。该些电极区121、122、123、125形成于该基板B的表面,该P型掺杂区124位于该第一N型电极区121的下方,且该P型掺杂区124的掺杂浓度高于该P型井区10的掺杂浓度。请参考图4,该第二N型电极区122、该第三N型电极区123以及该P型电极区125是以该第一N型电极区121为中心,依续由内向外环绕在该第一N型电极区121的外围,请参考图2、图3,相邻的N型或P型电极区121、122、123、125之间皆分别设有场氧化层13以使该些电极区121、122、123、125彼此隔开,避免短路。Taking any connection pad as an example, the electrostatic protection device of the present invention includes an electrostatic discharge structure and a plurality of conductive layers arranged at intervals up and down. The electrostatic discharge structure is formed inside the substrate and includes a central electrode area and a plurality of peripheral electrode areas. , the plurality of peripheral electrode regions surround the periphery of the central electrode region sequentially from inside to outside. 1-3, the electrostatic discharge structure 100 is formed in the P-well region (P-well) 10 of the substrate B of the integrated circuit, the electrostatic discharge structure 100 is located under the connection pad 11, and the The ESD structure 100 covers the connection pad 11 . 2-4, the ESD structure 100 includes a first N-type electrode region 121, a second N-type electrode region 122, a third N-type electrode region 123, a P-type doped region 124 and a P-type electrode region 125, the aforementioned central electrode region is the first N-type electrode region 121, and the peripheral electrode region includes the two N-type electrode regions 122, the third N-type electrode region 123 and the P-type electrode region 125. These electrode regions 121, 122, 123, 125 are formed on the surface of the substrate B, the P-type doped region 124 is located below the first N-type electrode region 121, and the doping concentration of the P-type doped region 124 is higher than the doping concentration of the P-type well region 10 . Please refer to FIG. 4 , the second N-type electrode region 122 , the third N-type electrode region 123 and the P-type electrode region 125 are centered on the first N-type electrode region 121 and surround the first N-type electrode region 121 from inside to outside. The periphery of the first N-type electrode region 121, please refer to FIG. 2 and FIG. The regions 121, 122, 123, 125 are separated from each other to avoid short circuits.

如图4所示的第一较佳实施例,该第一N型电极区121的分布区域呈矩形,该第二N型电极区122以及该P型电极区125呈环状封闭矩形而各具有四个区段。该第三N型电极区123为四个独立未相连的区段,分别位于该第二N型电极区122以及该P型电极区125的四个区段之间。In the first preferred embodiment shown in FIG. 4, the distribution area of the first N-type electrode region 121 is rectangular, and the second N-type electrode region 122 and the P-type electrode region 125 are annular closed rectangles, each having Four segments. The third N-type electrode region 123 is four independent and unconnected segments located between the second N-type electrode region 122 and the four segments of the P-type electrode region 125 .

请参考图2与图3,所述导电层由下而上依续包含有一第一导电层M1、一第二导电层M2与一第三导电层M3。请配合参考图5,该第一导电层M1包含有一中央导电体211、四个独立的导电段212、一第一导电环体213与一第二导电接地环体214。该中央导电体211位于该第一N型电极区121的正上方,其底面通过导孔(Contact)31电性连接该第一N型电极区121。该四个导电段212分别位于该第二N型电极区122的四个区段上方,且底面分别通过导孔32电性连接该第二N型电极区122。该第一导电环体213呈环状封闭矩形,位于该四个第三N型电极区123的上方并涵盖该些第三N型电极区123,该第一导电环体213通过连接部215而电性连接该中央导电体211,且该第一导电环体213的底面通过导孔33电性连接该第三N型电极区123。该第二导电接地环体214亦呈环状封闭矩形,是位于该P型电极区125的上方并涵盖该P型电极区125,该第二导电接地环体214的底面通过导孔34电性连接该P型电极区125。Please refer to FIG. 2 and FIG. 3 , the conductive layer successively includes a first conductive layer M1 , a second conductive layer M2 and a third conductive layer M3 from bottom to top. Please refer to FIG. 5 , the first conductive layer M1 includes a central conductor 211 , four independent conductive segments 212 , a first conductive ring 213 and a second conductive ground ring 214 . The central conductor 211 is located directly above the first N-type electrode region 121 , and its bottom surface is electrically connected to the first N-type electrode region 121 through a contact 31 . The four conductive segments 212 are respectively located above the four segments of the second N-type electrode region 122 , and the bottom surfaces thereof are respectively electrically connected to the second N-type electrode region 122 through the via holes 32 . The first conductive ring body 213 is in the form of a ring-shaped closed rectangle, located above the four third N-type electrode regions 123 and covering the third N-type electrode regions 123, the first conductive ring body 213 is connected through the connecting portion 215 The central conductor 211 is electrically connected, and the bottom surface of the first conductive ring 213 is electrically connected to the third N-type electrode region 123 through the via hole 33 . The second conductive grounding ring body 214 is also in the form of a ring-shaped closed rectangle, which is located above the P-type electrode area 125 and covers the P-type electrode area 125. The bottom surface of the second conductive grounding ring body 214 is electrically connected through the guide hole 34 The P-type electrode region 125 is connected.

请配合参考图6,该第二导电层M2包含有一中央导电体411与一导电接地环体412,该中央导电体411位于该第一导电层M1的中央导电体211上方,该第二导电层M2的中央导电体411的底面通过导孔51电性连接该第一导电层M1的中央导电体211。该导电接地环体412位于该第一导电层M1的第二导电接地环体214的上方并涵盖该第二导电接地环体214,且底面通过导孔52电性连接该第二导电接地环体214,该第二导电层M2的导电接地环体412为环状封闭矩形而具有四个区段,各区段的中央内侧边往该中央导电体411延伸而形成一延伸部413,该四个延伸部413的末端分别涵盖该第一导电层M1的四个导电段212,且各延伸部413的底面通过导孔53而电性连接对应的导电段212。Please refer to FIG. 6, the second conductive layer M2 includes a central conductor 411 and a conductive ground ring 412, the central conductor 411 is located above the central conductor 211 of the first conductive layer M1, the second conductive layer The bottom surface of the central conductor 411 of M2 is electrically connected to the central conductor 211 of the first conductive layer M1 through the via hole 51 . The conductive ground ring body 412 is located above the second conductive ground ring body 214 of the first conductive layer M1 and covers the second conductive ground ring body 214 , and the bottom surface is electrically connected to the second conductive ground ring body through the via hole 52 214, the conductive grounding ring body 412 of the second conductive layer M2 is an annular closed rectangle and has four sections, the central inner side of each section extends toward the central conductor 411 to form an extension part 413, and the four sections Ends of the extension portions 413 respectively cover the four conductive segments 212 of the first conductive layer M1 , and the bottom surface of each extension portion 413 is electrically connected to the corresponding conductive segments 212 through the via holes 53 .

如图2与图3所示,该第三导电层M3包含有该连接垫11,该连接垫11位于该第二导电层M2的中央导电体411上方,护层(passivation)60是于该第三导电层M3的连接垫11顶面形成一连接垫开窗61,该连接垫11外露于连接垫开窗61中,该连接垫11底面通过导孔54电性连接该第二导电层M2的中央导电体411。为方便图面表示,各图中该连接垫11与该静电放电结构100的尺寸仅为示意图,举例而言,该连接垫11与该静电放电结构100的尺寸比例实际比例大概为0.8:1。As shown in FIG. 2 and FIG. 3, the third conductive layer M3 includes the connection pad 11, the connection pad 11 is located above the central conductor 411 of the second conductive layer M2, and the passivation 60 is on the second conductive layer M2. A connection pad opening 61 is formed on the top surface of the connection pad 11 of the third conductive layer M3, and the connection pad 11 is exposed in the connection pad opening 61. The bottom surface of the connection pad 11 is electrically connected to the second conductive layer M2 through the via hole 54. Central conductor 411 . For the convenience of illustration, the size of the connection pad 11 and the ESD structure 100 in each figure is only a schematic diagram. For example, the actual size ratio of the connection pad 11 to the ESD structure 100 is about 0.8:1.

根据前述的电性连接关系,对于该静电放电结构100而言,其第一N型电极区121与第三N型电极区123电性连接该连接垫11,该第二N型电极区122与P型电极区125可连接到接地,使该静电放电结构100形成图7所示的等效电路图,其包含有一齐纳二极管ZD、一第一电阻R1、一场氧化元件FOD(field-oxide device)与一第二电阻R2。According to the aforementioned electrical connection relationship, for the electrostatic discharge structure 100, the first N-type electrode region 121 and the third N-type electrode region 123 are electrically connected to the connection pad 11, and the second N-type electrode region 122 and the third N-type electrode region 123 are electrically connected to the connection pad 11. The P-type electrode region 125 can be connected to ground, so that the electrostatic discharge structure 100 forms an equivalent circuit diagram shown in FIG. 7, which includes a Zener diode ZD, a first resistor R1, and a field-oxide device FOD ) and a second resistor R2.

该齐纳二极管ZD由该第一N型电极区121与P型掺杂区124构成,第一N型电极区121与P型掺杂区124之间的P-N接面形成齐纳二极管ZD的P-N接面。该场氧化元件FOD由该第二N型电极区122、该第三N型电极区123与该P型电极区125构成晶体管。该第一电阻R1为该P型井区10产生的寄生电阻,该第二电阻R2为在第三N型电极区123上的寄生电阻,此因导孔31布局变化所产生。The Zener diode ZD is composed of the first N-type electrode region 121 and the P-type doped region 124, and the P-N junction between the first N-type electrode region 121 and the P-type doped region 124 forms the P-N junction of the Zener diode ZD. meeting. The field oxide device FOD consists of the second N-type electrode region 122 , the third N-type electrode region 123 and the P-type electrode region 125 to form a transistor. The first resistance R1 is a parasitic resistance generated by the P-type well region 10 , and the second resistance R2 is a parasitic resistance on the third N-type electrode region 123 , which is generated by the layout change of the via 31 .

如图7所示,该齐纳二极管ZD与该第一电阻R1串联,而连接在连接垫11与接地之间,该场氧化元件FOD包含有一第一端、一第二端与一控制端,该第一端与第二端分别连接该连接垫11与接地,该控制端连接该齐纳二极管ZD与第一电阻R1的串接节点,该第二电阻R2串接该场氧化元件FOD。该场氧化元件FOD可为一场氧化晶体管,则该第三N型电极区123作为该第一端而为漏极(Drain),该第二N型电极区122作为该第二端而为源极(Source),该P型电极区125作为该控制端而为栅极(Gate);或者该场氧化元件FOD可为一双极性接面晶体管(BJT),则该第三N型电极区123作为该第一端而为集极(Collector),该第二N型电极区122作为该第二端而为射极(Emitter),该P型电极区125作为该控制端而为基极(Base)。As shown in FIG. 7, the zener diode ZD is connected in series with the first resistor R1, and is connected between the connection pad 11 and the ground. The field oxide device FOD includes a first terminal, a second terminal and a control terminal. The first terminal and the second terminal are respectively connected to the connection pad 11 and ground, the control terminal is connected to the series connection node of the Zener diode ZD and the first resistor R1, and the second resistor R2 is connected to the field oxidation device FOD in series. The field oxide device FOD can be a field oxide transistor, then the third N-type electrode region 123 is used as the first terminal and is a drain (Drain), and the second N-type electrode region 122 is used as the second terminal and is a source. Pole (Source), the P-type electrode region 125 is used as the control terminal and the gate (Gate); or the field oxide device FOD can be a bipolar junction transistor (BJT), then the third N-type electrode region 123 As the first terminal, it is a collector (Collector), as the second terminal, the second N-type electrode region 122 is an emitter (Emitter), and as the control terminal, the P-type electrode region 125 is a base electrode (Base). ).

当该连接垫11产生因静电引起的突波电压时,突波电压将导致该齐纳二极管ZD崩溃,该第一电阻R1的端电压可导通该场氧化元件FOD,此时该第二电阻R2是对静电产生限流与能量缓冲,故静电经过第二电阻R2的缓冲后才通过该场氧化元件FOD而接地,避免该场氧化元件FOD被静电破坏,更重要的是,静电不会达到该集成电路的核心电路(core),达到静电防护的功效。另一方面,藉由该第二N型电极区122、第三N型电极区123以及该P型电极区125依续环绕在该第一N型电极区121外围的布局,供静电有四面八方的放电路径,使静电防护更有效率。此外,因为该第三N型电极区123的四个区段彼此为独立且没有连接,当静电进入该第三N型电极区123的各区段时,可避免对该第二N型电极区122或P型电极区125产生尖端放电的情形。When the connection pad 11 generates a surge voltage caused by static electricity, the surge voltage will cause the Zener diode ZD to collapse, and the terminal voltage of the first resistor R1 can conduct the field oxidation element FOD. At this time, the second resistor R2 is to limit the current and buffer the static electricity, so the static electricity is grounded through the field oxidation element FOD after being buffered by the second resistor R2, so as to prevent the field oxidation element FOD from being damaged by static electricity, and more importantly, the static electricity will not reach The core circuit (core) of the integrated circuit achieves the effect of electrostatic protection. On the other hand, with the layout of the second N-type electrode region 122, the third N-type electrode region 123 and the P-type electrode region 125 successively surrounding the periphery of the first N-type electrode region 121, the static electricity can be supplied in all directions. The discharge path makes the electrostatic protection more efficient. In addition, because the four sections of the third N-type electrode region 123 are independent and not connected to each other, when static electricity enters each section of the third N-type electrode region 123, it can avoid the second N-type electrode region 122 Or the case where the P-type electrode region 125 generates a tip discharge.

请参考图8,该P型井区10内可进一步形成一第一N型井区71与一第二N型井区72,该第一N型井区71的顶部连接该第一N型电极区121并位在导孔31下方,而该第一N型井区71的底部延伸到该P型井区10的边缘,第二N型井区72的顶部连接该第三N型电极区123并位在导孔33下方,而该第二N型井区72的底部亦延伸到该P型井区10的边缘。该第一N型井区71与第二N型井区72的掺杂浓度是低于该第一N型电极区121与第三N型电极区123的的掺杂浓度,用以提供静电缓冲功能,亦可产生寄生的该第二电阻R2的效果。Please refer to FIG. 8, a first N-type well region 71 and a second N-type well region 72 can be further formed in the P-type well region 10, and the top of the first N-type well region 71 is connected to the first N-type electrode. The region 121 is located below the guide hole 31, and the bottom of the first N-type well region 71 extends to the edge of the P-type well region 10, and the top of the second N-type well region 72 is connected to the third N-type electrode region 123 And located below the guide hole 33 , and the bottom of the second N-type well region 72 also extends to the edge of the P-type well region 10 . The doping concentration of the first N-type well region 71 and the second N-type well region 72 is lower than that of the first N-type electrode region 121 and the third N-type electrode region 123 to provide an electrostatic buffer Function, can also produce the parasitic effect of the second resistor R2.

前述第一较佳实施例是揭示矩形布局的静电放电结构100,请参考图9所示的第二较佳实施例,该静电放电结构100为圆形布局,该第一N型电极区121的分布区域呈圆形,该第二N型电极区122、该第三N型电极区123以及该P型电极区125分别为圆环状,并以该第一N型电极区121为中心而由内向外依续环绕在该第一N型电极区121的外围,因为第二较佳实施例采用圆形布局,自然没有尖端放电的问题。The aforementioned first preferred embodiment discloses an electrostatic discharge structure 100 with a rectangular layout. Please refer to the second preferred embodiment shown in FIG. The distribution area is circular, and the second N-type electrode region 122, the third N-type electrode region 123, and the P-type electrode region 125 are respectively ring-shaped, and centered on the first N-type electrode region 121. Surrounding the periphery of the first N-type electrode region 121 from inside to outside, because the second preferred embodiment adopts a circular layout, naturally there is no problem of tip discharge.

与第一较佳实施例相同,第二较佳实施例亦包含有下而上依续排列的多个导电层。请配合参考图10,所述导电层包含有一第一导电层,该第一导电层包含有一中央导电体811与一弧形段812。该中央导电体811位于该第一N型电极区121的上方,其底面通过导孔电性连接该第一N型电极区121。该弧形段812位于该第二N型电极区122上方,且底面通过导孔而电性连接该第二N型电极区122,该弧形段812的两末端之间形成一通道,该中央导电体811对外延伸出一桥接部813,该桥接部813通过该弧形段812的通道,且该桥接部813的末端位于该第三N型电极区123的上方,该桥接部813的末端底面亦通过导孔而电性连接该第三N型电极区123。如第一较佳实施例所述而类推,该第二N型电极区122与P型电极区125可通过其他导电层彼此电性连接,且该中央导电体811可通过其他导电层与连接垫11电性连接。Same as the first preferred embodiment, the second preferred embodiment also includes a plurality of conductive layers arranged sequentially from bottom to top. Please refer to FIG. 10 , the conductive layer includes a first conductive layer, and the first conductive layer includes a central conductor 811 and an arc segment 812 . The central conductor 811 is located above the first N-type electrode region 121 , and its bottom surface is electrically connected to the first N-type electrode region 121 through via holes. The arc section 812 is located above the second N-type electrode area 122, and the bottom surface is electrically connected to the second N-type electrode area 122 through a guide hole, a channel is formed between the two ends of the arc section 812, and the center A bridge portion 813 extends from the conductor 811, the bridge portion 813 passes through the channel of the arc segment 812, and the end of the bridge portion 813 is located above the third N-type electrode region 123, the bottom surface of the end of the bridge portion 813 It is also electrically connected to the third N-type electrode region 123 through the via hole. By analogy as described in the first preferred embodiment, the second N-type electrode region 122 and the P-type electrode region 125 can be electrically connected to each other through other conductive layers, and the central conductor 811 can be connected to the connection pad through other conductive layers 11 electrical connections.

综上所述,由于该静电放电结构100可为矩形分布或圆形分布,使用者可视集成电路的实际布局需求而选用矩形或圆形的静电放电结构100,使本发明静电防护元件在运用上更为弹性。To sum up, since the electrostatic discharge structure 100 can be distributed in a rectangle or a circle, the user can choose a rectangular or circular electrostatic discharge structure 100 according to the actual layout requirements of the integrated circuit, so that the electrostatic protection device of the present invention can be used more flexible.

当然,本发明还可有其它多种实施例,在不背离本发明精神及其实质的情况下,熟悉本领域的技术人员当可根据本发明作出各种相应的改变和变形,但这些相应的改变和变形都应属于本发明所附的权利要求的保护范围。Certainly, the present invention also can have other multiple embodiments, without departing from the spirit and essence of the present invention, those skilled in the art can make various corresponding changes and deformations according to the present invention, but these corresponding Changes and deformations should belong to the scope of protection of the appended claims of the present invention.

Claims (10)

1.一种集成电路的连接垫静电防护元件,该集成电路包含有一基板与形成在基板上方的连接垫,其特征在于,该静电防护元件包含有:1. A connection pad electrostatic protection element of an integrated circuit, the integrated circuit includes a substrate and a connection pad formed on the substrate, it is characterized in that the electrostatic protection element includes: 一静电放电结构,形成于该基板上且位于该连接垫的下方,该静电放电结构包含有一中央电极区与多个外围电极区,该多个外围电极区依续由内向外环绕在该中央电极区的外围;以及An electrostatic discharge structure formed on the substrate and located below the connection pad, the electrostatic discharge structure includes a central electrode area and a plurality of peripheral electrode areas, and the plurality of peripheral electrode areas surround the central electrode successively from inside to outside the periphery of the district; and 多个上下间隔排列的导电层,形成于该基板上方,并位于该静电放电结构与该连接垫之间,该多个导电层电性连接该静电放电结构与该连接垫。A plurality of conductive layers spaced up and down are formed above the substrate and located between the electrostatic discharge structure and the connection pad, and the plurality of conductive layers are electrically connected to the electrostatic discharge structure and the connection pad. 2.根据权利要求1所述的集成电路的连接垫静电防护元件,其特征在于,该静电放电结构形成于该基板的一P型井区中;2. The electrostatic protection component for the connection pad of the integrated circuit according to claim 1, wherein the electrostatic discharge structure is formed in a P-type well region of the substrate; 该中央电极区为一第一N型电极区;The central electrode region is a first N-type electrode region; 该多个外围电极区包含有:The plurality of peripheral electrode areas include: 一第二N型电极区,环绕在该第一N型电极区的外围;a second N-type electrode region surrounding the periphery of the first N-type electrode region; 一第三N型电极区,位在该第二N型电极区的外围;以及a third N-type electrode region located on the periphery of the second N-type electrode region; and 一P型电极区,环绕在该第三N型电极区的外围;a P-type electrode region surrounding the third N-type electrode region; 该静电放电结构还包含有一P型掺杂区,位于该第一N型电极区的下方。The electrostatic discharge structure also includes a P-type doped region located below the first N-type electrode region. 3.根据权利要求2所述的集成电路的连接垫静电防护元件,其特征在于,该P型井区内形成一第一N型井区与一第二N型井区,该第一N型井区的顶部连接该第一N型电极区,该第二N型井区的顶部连接该第三N型电极区;3. The electrostatic protection element for the connection pad of an integrated circuit according to claim 2, wherein a first N-type well region and a second N-type well region are formed in the P-type well region, and the first N-type well region The top of the well region is connected to the first N-type electrode region, and the top of the second N-type well region is connected to the third N-type electrode region; 该P型掺杂区的掺杂浓度高于该P型井区的掺杂浓度,且该第一N型井区与第二N型井区的掺杂浓度低于该第一N型电极区与第三N型电极区的的掺杂浓度。The doping concentration of the P-type doped region is higher than that of the P-type well region, and the doping concentration of the first N-type well region and the second N-type well region is lower than that of the first N-type electrode region and the doping concentration of the third N-type electrode region. 4.根据权利要求2或3所述的集成电路的连接垫静电防护元件,其特征在于,该第一N型电极区与该P型掺杂区构成一齐纳二极管,该第二N型电极区、该第三N型电极区与该P型电极区构成一场氧化元件,该P型井区产生寄生的一第一电阻,该第三N型电极区产生寄生的一第二电阻;4. The electrostatic protection element for connection pads of integrated circuits according to claim 2 or 3, wherein the first N-type electrode region and the P-type doped region form a Zener diode, and the second N-type electrode region . The third N-type electrode region and the P-type electrode region form a field oxidation element, the P-type well region generates a parasitic first resistance, and the third N-type electrode region generates a parasitic second resistance; 该齐纳二极管与该第一电阻串联,而连接在连接垫与接地之间,该场氧化元件包含有一第一端、一第二端与一控制端,该第一端与第二端分别连接该连接垫与接地,该控制端连接该齐纳二极管与第一电阻的串接节点,该第二电阻串接该场氧化元件。The zener diode is connected in series with the first resistor and is connected between the connection pad and the ground. The field oxide element includes a first terminal, a second terminal and a control terminal, and the first terminal and the second terminal are respectively connected to The connection pad is connected to the ground, the control terminal is connected to the series connection node of the Zener diode and the first resistor, and the second resistor is connected to the field oxidation element in series. 5.根据权利要求4所述的集成电路的连接垫静电防护元件,其特征在于,该场氧化元件为一场效晶体管,该第三N型电极区作为该第一端而为漏极,该第二N型电极区作为该第二端而为源极,该P型电极区作为该控制端而为栅极。5. The electrostatic protection element for connection pads of integrated circuits according to claim 4, wherein the field oxide element is a field effect transistor, the third N-type electrode region is used as the first end and is a drain, the The second N-type electrode region is used as the second terminal as the source, and the P-type electrode region as the control terminal is used as the gate. 6.根据权利要求4所述的集成电路的连接垫静电防护元件,其特征在于,该场氧化元件为一双极性接面晶体管,该第三N型电极区作为该第一端而为集极,该第二N型电极区作为该第二端而为射极,该P型电极区作为该控制端而为基极。6. The electrostatic protection device for connection pads of integrated circuits according to claim 4, wherein the field oxide device is a bipolar junction transistor, and the third N-type electrode region is the collector as the first terminal , the second N-type electrode region is used as the second terminal as the emitter, and the P-type electrode region as the control terminal is used as the base. 7.根据权利要求4所述的集成电路的连接垫静电防护元件,其特征在于,该静电放电结构的第一N型电极区的分布区域呈矩形;7. The electrostatic protection component for the connection pad of the integrated circuit according to claim 4, characterized in that, the distribution area of the first N-type electrode region of the electrostatic discharge structure is rectangular; 该第二N型电极区以及该P型电极区呈环状矩形而分别形成四个区段;The second N-type electrode region and the P-type electrode region are annular and rectangular, forming four sections respectively; 该第三N型电极区为四个独立未相连的区段,分别位于该第二N型电极区以及该P型电极区的四个区段之间。The third N-type electrode region is four independent and unconnected segments, respectively located between the second N-type electrode region and the four segments of the P-type electrode region. 8.根据权利要求7所述的集成电路的连接垫静电防护元件,其特征在于,所述导电层由下而上依续包含有一第一导电层、一第二导电层与一第三导电层;8. The electrostatic protection component for connection pads of integrated circuits according to claim 7, wherein the conductive layer successively includes a first conductive layer, a second conductive layer and a third conductive layer from bottom to top ; 该第一导电层包含有一中央导电体、四个独立的导电段、一第一导电环体与一第二导电接地环体,该中央导电体位于该第一N型电极区的上方并电性连接该第一N型电极区;该四个导电段分别位于该第二N型电极区的四个区段上方并电性连接该第二N型电极区;该第一导电环体为矩形环体并位于该四个第三N型电极区的上方并连接该中央导电体,且该第一导电环体电性连接该第三N型电极区;该第二导电接地环体为矩形环体并位于该P型电极区的上方,并电性连接该P型电极区;The first conductive layer includes a central conductor, four independent conductive segments, a first conductive ring and a second conductive ground ring, the central conductor is located above the first N-type electrode region and is electrically conductive connected to the first N-type electrode region; the four conductive segments are respectively located above the four segments of the second N-type electrode region and electrically connected to the second N-type electrode region; the first conductive ring is a rectangular ring and is located above the four third N-type electrode regions and connected to the central conductor, and the first conductive ring is electrically connected to the third N-type electrode region; the second conductive ground ring is a rectangular ring And located above the P-type electrode area, and electrically connected to the P-type electrode area; 该第二导电层包含有一中央导电体与一导电接地环体,该中央导电体位于该第一导电层的中央导电体上方并电性连接该第一导电层的中央导电体;该导电接地环体位于该第一导电层的第二导电接地环体上方并电性连接该第二导电接地环体,该第二导电层的导电接地环体为矩形而具有四个区段,该四个区段的中央处分别往该中央导电体延伸而形成四个延伸部,该四个延伸部的末端分别涵盖该第一导电层的四个导电段,且各延伸部电性连接对应的导电段;The second conductive layer includes a central conductor and a conductive grounding ring, the central conductor is located above the central conductor of the first conductive layer and electrically connected to the central conductor of the first conductive layer; the conductive grounding ring The body is located above the second conductive ground ring body of the first conductive layer and is electrically connected to the second conductive ground ring body. The conductive ground ring body of the second conductive layer is rectangular and has four sections. The four areas The central part of the segment is respectively extended to the central conductor to form four extension parts, the ends of the four extension parts respectively cover the four conductive segments of the first conductive layer, and each extension part is electrically connected to the corresponding conductive segment; 该第三导电层位于该第二导电层的中央导电体上方,并电性连接该第二导电层的中央导电体与该连接垫。The third conductive layer is located above the central conductor of the second conductive layer, and is electrically connected to the central conductor of the second conductive layer and the connection pad. 9.根据权利要求4所述的集成电路的连接垫静电防护元件,其特征在于,该静电放电结构的第一N型电极区的分布区域呈圆形,该第二N型电极区、该第三N型电极区以及该P型电极区分别为圆环状,并以该第一N型电极区为中心而由内向外依续环绕在该第一N型电极区的外围。9. The electrostatic protection component for connection pads of integrated circuits according to claim 4, characterized in that, the distribution area of the first N-type electrode region of the electrostatic discharge structure is circular, and the second N-type electrode region, the first N-type electrode region The three N-type electrode regions and the P-type electrode region are ring-shaped respectively, and take the first N-type electrode region as the center and continuously surround the periphery of the first N-type electrode region from inside to outside. 10.根据权利要求9所述的集成电路的连接垫静电防护元件,其特征在于,所述导电层包含有一第一导电层,其包含有一中央导电体与一弧形段,该中央导电体位于该第一N型电极区的上方并电性连接该第一N型电极区,该弧形段位于该第二N型电极区上方并电性连接该第二N型电极区,该弧形段的两末端之间形成一通道,该中央导电体对外延伸出一桥接部,该桥接部通过该弧形段的通道,且该桥接部的末端位于该第三N型电极区的上方而电性连接该第三N型电极区。10. The electrostatic protection component for connection pads of integrated circuits according to claim 9, wherein the conductive layer comprises a first conductive layer comprising a central conductor and an arc segment, the central conductor is located at Above the first N-type electrode area and electrically connected to the first N-type electrode area, the arc-shaped section is located above the second N-type electrode area and electrically connected to the second N-type electrode area, the arc-shaped section A channel is formed between the two ends of the central conductor, and a bridging part extends outward from the central conductor. connected to the third N-type electrode region.
CN201510252851.XA 2015-05-13 2015-05-18 Connecting pad electrostatic protection element of integrated circuit Pending CN106298745A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW104115291 2015-05-13
TW104115291A TW201640646A (en) 2015-05-13 2015-05-13 Connection pad electrostatic protection element of integrated circuit

Publications (1)

Publication Number Publication Date
CN106298745A true CN106298745A (en) 2017-01-04

Family

ID=57632068

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510252851.XA Pending CN106298745A (en) 2015-05-13 2015-05-18 Connecting pad electrostatic protection element of integrated circuit

Country Status (2)

Country Link
CN (1) CN106298745A (en)
TW (1) TW201640646A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114077358A (en) * 2021-09-13 2022-02-22 友达光电股份有限公司 touch device
CN118588704A (en) * 2024-08-07 2024-09-03 武汉新芯集成电路股份有限公司 Semiconductor device and method for manufacturing the same

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI666755B (en) * 2017-07-04 2019-07-21 奇景光電股份有限公司 Electrostatic discharge protection structure, integrated circuit, and method for protecting core circuit of integrated circuit from electrostatic discharge event received by conductive pad of the integrated circuit
US10622347B2 (en) * 2017-07-06 2020-04-14 Himax Technologies Limited Electrostatic discharge (ESD) protection structure utilizing floor plan design to protect integrated circuit from ESD event, and related integrated circuit and ESD protection method
CN109216345B (en) * 2017-07-07 2020-10-02 奇景光电股份有限公司 Electrostatic discharge protection architecture, integrated circuit and protection method of core circuit thereof
US12100733B2 (en) * 2021-09-02 2024-09-24 Nanya Technology Corporation Semiconductor device with leakage current guide path and method for fabricating the same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835653A (en) * 1988-01-19 1989-05-30 Unisys Corporation ESD protection circuit employing channel depletion
WO1995003625A1 (en) * 1993-07-23 1995-02-02 Vlsi Technology, Inc. Pad structure with parasitic mos transistor for use with semiconductor devices
EP0928054A2 (en) * 1997-12-31 1999-07-07 Siliconix Incorporated Electrostatic discharge protection circuit
TW200541030A (en) * 2004-06-10 2005-12-16 United Microelectronics Corp Semiconductor chip capable of implementing wire bonding over active circuits
JP2006261376A (en) * 2005-03-17 2006-09-28 Mitsubishi Electric Corp Diode and semiconductor device
TW201448158A (en) * 2013-01-25 2014-12-16 Seiko Instr Inc Semiconductor device with electrostatic discharge (ESD) protection element

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835653A (en) * 1988-01-19 1989-05-30 Unisys Corporation ESD protection circuit employing channel depletion
WO1995003625A1 (en) * 1993-07-23 1995-02-02 Vlsi Technology, Inc. Pad structure with parasitic mos transistor for use with semiconductor devices
EP0928054A2 (en) * 1997-12-31 1999-07-07 Siliconix Incorporated Electrostatic discharge protection circuit
TW200541030A (en) * 2004-06-10 2005-12-16 United Microelectronics Corp Semiconductor chip capable of implementing wire bonding over active circuits
JP2006261376A (en) * 2005-03-17 2006-09-28 Mitsubishi Electric Corp Diode and semiconductor device
TW201448158A (en) * 2013-01-25 2014-12-16 Seiko Instr Inc Semiconductor device with electrostatic discharge (ESD) protection element

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114077358A (en) * 2021-09-13 2022-02-22 友达光电股份有限公司 touch device
CN114077358B (en) * 2021-09-13 2023-06-02 友达光电股份有限公司 touch device
CN118588704A (en) * 2024-08-07 2024-09-03 武汉新芯集成电路股份有限公司 Semiconductor device and method for manufacturing the same

Also Published As

Publication number Publication date
TW201640646A (en) 2016-11-16

Similar Documents

Publication Publication Date Title
CN101150126B (en) Electrostatic discharge protection device and circuit thereof
CN106298745A (en) Connecting pad electrostatic protection element of integrated circuit
US9997510B2 (en) Semiconductor device layout structure
US9018705B2 (en) ESD transistor
CN105655325A (en) Electrostatic discharge protection circuit, structure and manufacturing method thereof
CN101221952A (en) Semiconductor structure for protecting an internal integrated circuit and its manufacturing method
US8415745B2 (en) ESD protection device
CN103165600B (en) A kind of esd protection circuit
CN105633060B (en) Integrated circuit device and electrostatic protection device thereof
US20080169513A1 (en) Emitter Ballasting by Contact Area Segmentation in ESD Bipolar Based Semiconductor Component
KR102082109B1 (en) Semiconductor device
TWI545719B (en) Semiconductor device
CN100514678C (en) Low capacitance ESD-protection structure under a bond pad
TWI718611B (en) High voltage circuitry device and its ring circuitry layout
CN103839925B (en) Semiconductor device
CN104681542A (en) Semiconductor electrostatic discharge protection device
JP4821086B2 (en) Semiconductor device
JP2013073993A (en) Semiconductor device
JP2012028380A (en) Semiconductor device
JP5708660B2 (en) Semiconductor device
US11837600B2 (en) Electrostatic discharge protection apparatus and its operating method
CN101777579B (en) Isolated Silicon Controlled Rectifier ESD Protection Components
CN108172619B (en) Semiconductor device with a plurality of transistors
TW201327778A (en) Semiconductor device for electrostatic discharge protecting circuit
CN112510664A (en) ESD protection structure design and preparation method based on diode and protection circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170104

WD01 Invention patent application deemed withdrawn after publication