[go: up one dir, main page]

CN106025012A - Preparation method of LED chip and LED chip prepared by adopting method - Google Patents

Preparation method of LED chip and LED chip prepared by adopting method Download PDF

Info

Publication number
CN106025012A
CN106025012A CN201610595189.2A CN201610595189A CN106025012A CN 106025012 A CN106025012 A CN 106025012A CN 201610595189 A CN201610595189 A CN 201610595189A CN 106025012 A CN106025012 A CN 106025012A
Authority
CN
China
Prior art keywords
layer
type semiconductor
transparent conductive
led chip
reflection film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610595189.2A
Other languages
Chinese (zh)
Inventor
胡弃疾
张雪亮
汪延明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiangneng Hualei Optoelectrical Co Ltd
Original Assignee
Xiangneng Hualei Optoelectrical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiangneng Hualei Optoelectrical Co Ltd filed Critical Xiangneng Hualei Optoelectrical Co Ltd
Priority to CN201610595189.2A priority Critical patent/CN106025012A/en
Publication of CN106025012A publication Critical patent/CN106025012A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/83Electrodes
    • H10H20/832Electrodes characterised by their material
    • H10H20/833Transparent materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/84Coatings, e.g. passivation layers or antireflective coatings

Landscapes

  • Led Devices (AREA)

Abstract

本发明提供了一种LED芯片的制备方法及采用该方法制备的LED芯片,LED芯片包括依次生长在衬底上的N型半导体层、发光层、P型半导体层、电流阻挡层以及覆盖在电流阻挡层上的ITO透明导电层,N型半导体层制作有N电极,ITO透明导电层上制作P电极,所述N电极外侧的芯片上表面沉积有SiO2保护层,P电极外侧的芯片上表面依次沉积有SiON增透膜和SiO2保护层。本发明由于在ITO透明导电层的表面上沉积了一层SiON增透膜和使用磷酸溶液蚀刻SiON增透膜,使得在ITO透明导电层在芯片的制作流程中避免损伤和污染,提高了ITO透明导电层质量,使得LED芯片亮度提升的同时芯片电压下降,使LED更加节能环保。

The invention provides a method for preparing an LED chip and the LED chip prepared by the method. The LED chip includes an N-type semiconductor layer, a light-emitting layer, a P-type semiconductor layer, a current blocking layer, and a current blocking layer that are sequentially grown on a substrate. The ITO transparent conductive layer on the barrier layer, the N-type semiconductor layer is made with an N electrode, and the P electrode is made on the ITO transparent conductive layer. The upper surface of the chip outside the N electrode is deposited with a SiO protective layer, and the upper surface of the chip outside the P electrode is A SiON anti-reflection film and a SiO 2 protective layer are deposited sequentially. In the present invention, a layer of SiON anti-reflection film is deposited on the surface of the ITO transparent conductive layer and the SiON anti-reflection film is etched with phosphoric acid solution, so that damage and pollution are avoided in the ITO transparent conductive layer in the chip manufacturing process, and the transparency of ITO is improved. The quality of the conductive layer makes the brightness of the LED chip increase while the chip voltage decreases, making the LED more energy-saving and environmentally friendly.

Description

一种LED芯片的制备方法及采用该方法制备的LED芯片A method for preparing an LED chip and an LED chip prepared by the method

技术领域technical field

本发明涉及LED芯片制造领域,特别地,涉及一种LED芯片的制备方法及采用该方法制备的LED芯片。The invention relates to the field of LED chip manufacturing, in particular to a method for preparing an LED chip and an LED chip prepared by the method.

背景技术Background technique

LED芯片制作过程中,ITO(Indium Tin Oxide氧化铟锡)薄膜的制作是很重要的一个环节,目的是利用ITO薄膜的导电性进行电流扩展,且由于ITO膜具有良好的透明性,保证了LED芯片的出光效率。In the process of LED chip production, the production of ITO (Indium Tin Oxide Indium Tin Oxide) film is a very important link. The purpose is to use the conductivity of the ITO film to expand the current, and because the ITO film has good transparency, the LED The light extraction efficiency of the chip.

目前,制作LED芯片从蒸镀ITO透明导电层到沉积SiO2保护层这个过程中依次包括步骤:1、蒸镀ITO透明导电层;2、ITO光刻;3、ITO蚀刻图形化;4、ITO图形化后去胶;5、ICP光刻;6、ICP刻蚀露出N区;7、ICP刻蚀后去胶;8、沉积SiO2保护层。上述步骤中,ITO透明导电层会在光刻、刻蚀及去胶过程中反复多次受到显影液和去胶液的浸蚀,这样会使得ITO透明导电层的质量下降,影响出光效率,降低芯片亮度;而且ITO透明导电层表面的光刻胶不能百分之百去除干净,残留的杂质还会影响ITO透明导电层与金属电极的接触,导致芯片电压升高。At present, the process of manufacturing LED chips from evaporation of ITO transparent conductive layer to deposition of SiO 2 protective layer includes steps: 1. Evaporation of ITO transparent conductive layer; 2. ITO photolithography; 3. ITO etching patterning; 4. ITO 5. ICP photolithography; 6. ICP etching to expose the N region; 7. ICP etching to remove the glue; 8. Deposition of the SiO 2 protective layer. In the above steps, the ITO transparent conductive layer will be repeatedly corroded by the developer and the glue remover during the process of photolithography, etching and glue removal, which will reduce the quality of the ITO transparent conductive layer, affect the light extraction efficiency, and reduce the The brightness of the chip; and the photoresist on the surface of the ITO transparent conductive layer cannot be completely removed, and the residual impurities will also affect the contact between the ITO transparent conductive layer and the metal electrode, resulting in an increase in the chip voltage.

中国专利申请201410596788.7公开了一种LED芯片的Al2O3/SiON增透膜结构的生长方法:将完成ITO蚀刻后的LED芯片放入到生长Al2O3薄膜的MOCVD腔体中,再将MOCVD腔体升温到400-680℃,通入腔体Al源与O源,生长Al2O3薄膜充当电极增透膜;使用负性光刻胶对Al2O3薄膜进行PAD光刻,在光刻胶上形成PAD图形;使用ICP设备对Al2O3薄膜进行干法刻蚀,去除PAD图形区域里的Al2O3薄膜;在刻蚀掉的增透膜上蒸镀金属电极,形成P、N电极结构,然后去除光刻胶,并将去胶后的芯片放入管式炉中退火处理;将制备好电极的LED产品放入等离子增强化学气相沉积PECVD设备腔体中,通入N2预热,然后通入稀释过的硅烷、一氧化二氮和氨气的混合气体,生长SiON增透膜;使用湿法刻蚀工艺刻蚀掉P、N电极表面上的SiON,至此增透膜生长完毕。该专利申请是在完成ITO蚀刻后在芯片的表面生长Al2O3/SiON增透膜结构,其ITO蚀刻之前的步骤还会受到损伤和污染,从而影响ITO膜层的质量,影响LED的发光亮度。Chinese patent application 201410596788.7 discloses a method for growing an Al 2 O 3 /SiON anti-reflection film structure of an LED chip: put the LED chip after ITO etching into the MOCVD chamber for growing the Al 2 O 3 film, and then The MOCVD cavity is heated to 400-680°C, the Al source and the O source are introduced into the cavity, and the Al 2 O 3 film is grown as an electrode anti-reflection film; the Al 2 O 3 film is subjected to PAD photolithography using a negative photoresist, and the Form a PAD pattern on the photoresist; use ICP equipment to dry-etch the Al 2 O 3 film to remove the Al2O3 film in the PAD pattern area; vapor-deposit metal electrodes on the etched anti-reflection film to form P, N electrode structure, and then remove the photoresist, and put the chip after the glue removal into the tube furnace for annealing treatment; put the LED product with the prepared electrode into the cavity of the plasma enhanced chemical vapor deposition PECVD equipment, and pass N 2 pre Heat, and then feed the mixed gas of diluted silane, nitrous oxide and ammonia to grow SiON anti-reflection film; use wet etching process to etch away the SiON on the surface of P and N electrodes, so far the anti-reflection film grows complete. This patent application is to grow the Al 2 O 3 /SiON anti-reflection film structure on the surface of the chip after the ITO etching is completed. The steps before the ITO etching will be damaged and polluted, which will affect the quality of the ITO film layer and affect the light emission of the LED. brightness.

因而,如何突破现有技术进一步提高LED的亮度仍然是本领域技术人员亟待解决的技术课题。Therefore, how to break through the existing technology and further improve the brightness of LED is still a technical problem to be solved urgently by those skilled in the art.

发明内容Contents of the invention

本发明目的在于提供一种LED芯片的制备方法及采用该方法制备的LED芯片,以解决现有LED芯片制程中ITO透明导电层易被损伤和污染而影响LED亮度的问题,本发明所提供的LED芯片的制备方法是在蒸镀ITO透明导电层之后接着在ITO表面沉积一层SiON增透膜,使得ITO在芯片制程中受到SiON增透膜的保护,且在设置P电极前使用磷酸溶液蚀刻SiON增透膜,提高了ITO透明导电层的质量,可以有效的提升LED芯片的出光效率。The purpose of the present invention is to provide a method for preparing an LED chip and the LED chip prepared by the method, so as to solve the problem that the ITO transparent conductive layer is easily damaged and polluted in the existing LED chip manufacturing process and thus affects the brightness of the LED. The preparation method of the LED chip is to deposit a SiON anti-reflection film on the surface of the ITO after evaporating the ITO transparent conductive layer, so that the ITO is protected by the SiON anti-reflection film during the chip manufacturing process, and before setting the P electrode, it is etched with a phosphoric acid solution. The SiON anti-reflection coating improves the quality of the ITO transparent conductive layer and can effectively improve the light extraction efficiency of the LED chip.

为实现上述目的,本发明提供了一种LED芯片的制备方法,包括如下步骤:To achieve the above object, the invention provides a method for preparing an LED chip, comprising the following steps:

步骤A、在衬底上先后形成包含N型半导体层、发光层及P型半导体层的外延层和ITO透明导电层;Step A, successively forming an epitaxial layer comprising an N-type semiconductor layer, a light-emitting layer and a P-type semiconductor layer and an ITO transparent conductive layer on the substrate;

步骤B、在ITO透明导电层上沉积一层SiON增透膜;Step B, depositing a layer of SiON antireflection film on the ITO transparent conductive layer;

步骤C、通过光刻和刻蚀形成N型半导体层上的台阶;使得上台阶部上的发光层、P型半导体层、ITO透明导电层和SiON增透膜均保留,而下台阶部上的发光层、P型半导体层、ITO透明导电层和SiON增透膜均被蚀刻去除;Step C, forming steps on the N-type semiconductor layer by photolithography and etching; making the light-emitting layer, P-type semiconductor layer, ITO transparent conductive layer and SiON anti-reflection film on the upper step portion all remain, while the lower step portion The light-emitting layer, P-type semiconductor layer, ITO transparent conductive layer and SiON anti-reflection film are all etched away;

步骤D、在包括SiON增透膜和N型半导体层的下台阶部的LED整个上表面整面形成一层SiO2保护层;Step D, forming a layer of SiO2 protective layer on the entire upper surface of the LED including the SiON anti-reflection film and the lower step portion of the N-type semiconductor layer;

步骤E、通过光刻和蚀刻SiO2保护层和SiON增透膜而在ITO透明导电层上方形成用于设置P电极的凹槽P,且通过光刻和蚀刻SiO2保护层在所述下台阶部上方形成用于设置N电极的凹槽N;其中,在形成凹槽P时,先使用BOE溶液蚀刻SiO2保护层,后使用磷酸溶液蚀刻SiON增透膜;Step E, form the groove P for setting the P electrode above the ITO transparent conductive layer by photolithography and etching the SiO2 protective layer and the SiON anti-reflection film, and by photolithography and etching the SiO2 protective layer on the lower step A groove N for setting the N electrode is formed above the part; wherein, when forming the groove P, first use BOE solution to etch the SiO 2 protection layer, and then use phosphoric acid solution to etch the SiON anti-reflection film;

步骤F、在所述凹槽P处制作P电极和在所述凹槽N处制作N电极。Step F, forming a P electrode at the groove P and an N electrode at the groove N.

在本发明中,步骤A中在形成ITO透明导电层之前还包括如下步骤:In the present invention, step A also includes the following steps before forming the ITO transparent conductive layer:

步骤a、在LED外延层上整面沉积电流阻挡层;Step a, depositing a current blocking layer on the entire surface of the LED epitaxial layer;

步骤b、利用光刻和蚀刻去掉部分电流阻挡层,保留所需图案的电流阻挡层结构。Step b, using photolithography and etching to remove part of the current blocking layer, and retaining the desired pattern of the current blocking layer structure.

在本发明中,所述步骤B中采用等离子体增强化学气相沉积法沉积SiON增透膜的厚度范围为100~1500埃。In the present invention, the thickness of the SiON anti-reflection film deposited by plasma-enhanced chemical vapor deposition in the step B ranges from 100 to 1500 angstroms.

在本发明中,所述步骤C中采用BOE溶液蚀刻SiON增透膜。In the present invention, in the step C, a BOE solution is used to etch the SiON anti-reflection film.

在本发明中,所述步骤C中使用BOE溶液对SiON增透膜的蚀刻时间为30~120秒。In the present invention, the etching time of the SiON anti-reflection film by using the BOE solution in the step C is 30-120 seconds.

在本发明中,所述步骤E中使用的磷酸溶液中磷酸与水的体积比为1~9:1,腐蚀温度为80℃~200℃,腐蚀时间为30~200秒。In the present invention, the volume ratio of phosphoric acid to water in the phosphoric acid solution used in step E is 1-9:1, the corrosion temperature is 80°C-200°C, and the corrosion time is 30-200 seconds.

另外,本发明还提供一种上述方法制备的LED芯片,所述LED芯片在厚度方向依次包括衬底、外延层和电极,且所述外延层包括N型半导体层、发光层及P型半导体层,N型半导体层为包括上台阶部和下台阶部的台阶型结构,发光层及P型半导体层依次设置在所述上台阶部上方,所述P型半导体层上还设有ITO透明导电层,所述电极包括设置在下台阶部上的N电极和设置在ITO透明导电层上的P电极,所述N电极外侧的芯片上表面沉积有SiO2保护层,P电极外侧的芯片上表面依次沉积有SiON增透膜和SiO2保护层。In addition, the present invention also provides an LED chip prepared by the above method, wherein the LED chip sequentially includes a substrate, an epitaxial layer, and an electrode in the thickness direction, and the epitaxial layer includes an N-type semiconductor layer, a light-emitting layer, and a P-type semiconductor layer. , the N-type semiconductor layer is a stepped structure including an upper step portion and a lower step portion, the light-emitting layer and the P-type semiconductor layer are sequentially arranged above the upper step portion, and an ITO transparent conductive layer is also provided on the P-type semiconductor layer , the electrodes include an N electrode arranged on the lower step portion and a P electrode arranged on the ITO transparent conductive layer, the upper surface of the chip outside the N electrode is deposited with a SiO 2 protective layer, and the upper surface of the chip outside the P electrode is deposited sequentially There are SiON anti-reflection coating and SiO2 protective layer.

在本发明中,所述SiON增透膜的厚度为100~1500埃。In the present invention, the thickness of the SiON anti-reflection film is 100-1500 angstroms.

在本发明中,所述P型半导体层上设有电流阻挡层,所述ITO透明导电层覆盖于所述电流阻挡层上方。In the present invention, a current blocking layer is provided on the P-type semiconductor layer, and the ITO transparent conductive layer covers the current blocking layer.

相比于现有技术,本发明具有以下有益效果:Compared with the prior art, the present invention has the following beneficial effects:

1、本发明在LED外延层上完成沉积ITO透明导电层之后接着在ITO表面沉积一层SiON增透膜,使得ITO透明导电层在光刻、刻蚀以及光刻后去胶过程中受到了SiON增透膜的保护,避免了ITO透明导电层受损伤和污染,提高了ITO透明导电层的质量,使LED芯片亮度提升的同时电压有所降低;1. The present invention deposits an ITO transparent conductive layer on the LED epitaxial layer and then deposits a layer of SiON anti-reflection film on the ITO surface, so that the ITO transparent conductive layer is subjected to SiON in the process of photolithography, etching and photolithography. The protection of the anti-reflection film prevents the ITO transparent conductive layer from being damaged and polluted, improves the quality of the ITO transparent conductive layer, and reduces the voltage while increasing the brightness of the LED chip;

2、本发明在形成P电极的凹槽P时采用磷酸溶液刻蚀SiON增透膜,减少LED芯片与BOE溶液接触的时间,进一步降低或避免LED芯片制备过程中对的ITO透明导电层伤害;另外,这也降低了BOE溶液渗透过ITO透明导电层而腐蚀ITO透明导电层底下电流阻挡层的风险,进一步保证了LED芯片的出光效率。2. The present invention uses phosphoric acid solution to etch the SiON anti-reflection film when forming the groove P of the P electrode, reduces the contact time between the LED chip and the BOE solution, and further reduces or avoids damage to the ITO transparent conductive layer during the preparation of the LED chip; In addition, this also reduces the risk of the BOE solution permeating through the ITO transparent conductive layer and corroding the current blocking layer under the ITO transparent conductive layer, further ensuring the light extraction efficiency of the LED chip.

除了上面所描述的目的、特征和优点之外,本发明还有其它的目的、特征和优点。下面将参照图,对本发明作进一步详细的说明。In addition to the objects, features and advantages described above, the present invention has other objects, features and advantages. Hereinafter, the present invention will be described in further detail with reference to the drawings.

附图说明Description of drawings

构成本申请的一部分的附图用来提供对本发明的进一步理解,本发明的示意性实施例及其说明用于解释本发明,并不构成对本发明的不当限定。在附图中:The accompanying drawings constituting a part of this application are used to provide further understanding of the present invention, and the schematic embodiments and descriptions of the present invention are used to explain the present invention, and do not constitute an improper limitation of the present invention. In the attached picture:

图1是本发明一种LED芯片的剖视结构示意图;Fig. 1 is the cross-sectional structure schematic diagram of a kind of LED chip of the present invention;

其中,1、衬底,2、N型半导体层,21、上台阶部,22、下台阶部,3、发光层、4、P型半导体层,5、ITO透明导电层,6、SiON增透膜,7、SiO2保护层,8、N电极,9、P电极,10、电流阻挡层。Among them, 1. Substrate, 2. N-type semiconductor layer, 21. Upper step part, 22. Lower step part, 3. Light emitting layer, 4. P-type semiconductor layer, 5. ITO transparent conductive layer, 6. SiON antireflection Membrane, 7, SiO2 protective layer, 8, N electrode, 9, P electrode, 10, current blocking layer.

具体实施方式detailed description

以下结合附图对本发明的实施例进行详细说明,但是本发明可以根据权利要求限定和覆盖的多种不同方式实施。The embodiments of the present invention will be described in detail below with reference to the accompanying drawings, but the present invention can be implemented in various ways defined and covered by the claims.

参见图1,本发明的一种LED芯片,该LED芯片在厚度方向依次包括衬底1、外延层和电极,且外延层包括N型半导体层2、发光层3及P型半导体层4,N型半导体层2为包括上台阶部21和下台阶部22的台阶型结构,发光层3及P型半导体层4依次设置在所述上台阶部21上方,P型半导体层4上还设有ITO透明导电层5,电极包括设置在下台阶部22上的N电极8和设置在ITO透明导电层5上的P电极9,N电极外侧的芯片上表面沉积有SiO2保护层7,P电极外侧的芯片上表面依次沉积有SiON增透膜6和SiO2保护层7。Referring to Fig. 1, a kind of LED chip of the present invention, this LED chip comprises substrate 1, epitaxial layer and electrode successively in thickness direction, and epitaxial layer comprises N-type semiconductor layer 2, light-emitting layer 3 and P-type semiconductor layer 4, N The P-type semiconductor layer 2 is a stepped structure including an upper step portion 21 and a lower step portion 22. The light-emitting layer 3 and the P-type semiconductor layer 4 are sequentially arranged above the upper step portion 21, and the P-type semiconductor layer 4 is also provided with ITO. Transparent conductive layer 5, electrode comprises the N electrode 8 that is arranged on the lower step portion 22 and the P electrode 9 that is arranged on ITO transparent conductive layer 5, and the chip top surface outside N electrode is deposited with SiO 2 protective layer 7, the outside of P electrode A SiON anti-reflection film 6 and a SiO2 protective layer 7 are sequentially deposited on the upper surface of the chip.

在一种具体的实施方式中,SiON增透膜6的厚度为100~1500埃。In a specific implementation manner, the thickness of the SiON anti-reflection film 6 is 100˜1500 angstroms.

在一种具体的实施方式中,P型半导体层4上设有电流阻挡层10,ITO透明导电层5覆盖于电流阻挡层上方。In a specific embodiment, the P-type semiconductor layer 4 is provided with a current blocking layer 10, and the ITO transparent conductive layer 5 covers the current blocking layer.

本发明实施例的上述LED芯片的制备方法,包括如下步骤:The method for preparing the above-mentioned LED chip according to the embodiment of the present invention includes the following steps:

步骤A、在衬底1上依次生长N型半导体层2、发光层3及P型半导体层4而形成LED外延层;并在外延层上蒸镀ITO透明导电层5;具体地,可采用金属有机化学气相沉积、分子束外延或氢化物气相外延技术生长发光外延层,本发明中优选的采用金属有机化学气相沉积技术生长外延层。Step A, grow N-type semiconductor layer 2, light-emitting layer 3 and P-type semiconductor layer 4 sequentially on substrate 1 to form LED epitaxial layer; and vapor-deposit ITO transparent conductive layer 5 on the epitaxial layer; specifically, metal The luminescent epitaxial layer is grown by organic chemical vapor deposition, molecular beam epitaxy or hydride vapor phase epitaxy. In the present invention, the metal organic chemical vapor deposition technology is preferably used to grow the epitaxial layer.

步骤B、在ITO透明导电层5上沉积一层SiON增透膜6;本发明中优选的采用等离子体增强化学气相沉积法在ITO透明导电层的表面沉积SiON增透膜。Step B, depositing a layer of SiON anti-reflection film 6 on the ITO transparent conductive layer 5; in the present invention, preferably adopting the plasma enhanced chemical vapor deposition method to deposit the SiON anti-reflection film on the surface of the ITO transparent conductive layer.

步骤C、通过光刻和刻蚀形成N型半导体层2上的台阶;使得上台阶部21上的发光层3、P型半导体层4、ITO透明导电层5和SiON增透膜6均保留,而下台阶部22上的发光层3、P型半导体层4、ITO透明导电层5和SiON增透膜6均被蚀刻去除。具体的包括:使用光刻胶对SiON增透膜进行ITO光刻,在光刻胶层上形成ITO图层;以ITO图层为掩模用BOE溶液对SiON增透膜蚀刻30~120秒,去除SiON增透膜;以ITO图层为掩模对ITO透明导电层进行ITO刻蚀,后去除ITO光刻后的光刻胶;在P型半导体层上使用光刻胶进行MESA光刻,在光刻胶层上形成MESA图层,以MESA图层为掩模利用ICP刻蚀自上至下依次刻蚀P型半导体层4、发光层3以及N型半导体层2,使N型半导体层2形成具有上台阶部21及下台阶部22的台阶状结构,露出N型半导体层;后去除MESA光刻后的光刻胶。Step C, forming steps on the N-type semiconductor layer 2 by photolithography and etching; so that the light-emitting layer 3, the P-type semiconductor layer 4, the ITO transparent conductive layer 5 and the SiON anti-reflection film 6 on the upper step portion 21 are all retained, The light-emitting layer 3 , the P-type semiconductor layer 4 , the ITO transparent conductive layer 5 and the SiON anti-reflection film 6 on the lower step portion 22 are all etched away. Specifically include: using photoresist to perform ITO photolithography on the SiON antireflection film, forming an ITO layer on the photoresist layer; using the ITO layer as a mask to etch the SiON antireflection film for 30 to 120 seconds, Remove the SiON antireflection film; use the ITO layer as a mask to perform ITO etching on the ITO transparent conductive layer, and then remove the photoresist after ITO photolithography; use photoresist on the P-type semiconductor layer for MESA photolithography, A MESA layer is formed on the photoresist layer, and the P-type semiconductor layer 4, the light-emitting layer 3 and the N-type semiconductor layer 2 are sequentially etched from top to bottom with the MESA layer as a mask to make the N-type semiconductor layer 2 A stepped structure with an upper stepped portion 21 and a lower stepped portion 22 is formed to expose the N-type semiconductor layer; and then the photoresist after MESA photolithography is removed.

步骤D、在包括SiON增透膜6和N型半导体层的下台阶部22的LED整个上表面整面形成一层SiO2保护层7;Step D, forming a layer of SiO 2 protective layer 7 on the entire upper surface of the LED including the SiON anti-reflection film 6 and the lower step portion 22 of the N-type semiconductor layer;

步骤E、通过光刻和蚀刻SiO2保护层7和SiON增透膜6而在ITO透明导电层5上方形成用于设置P电极9的凹槽P,且通过光刻和蚀刻SiO2保护层7在下台阶部22上方形成用于设置N电极8的凹槽N;其中,在形成凹槽P时,先使用BOE溶液蚀刻SiO2保护层7,后使用磷酸溶液蚀刻SiON增透膜6。在本发明中,使用光刻胶对SiO2保护层进行PAD光刻,在光刻胶层上形成PAD图层;对PAD图层进行刻蚀,先使用BOE溶液对PAD图层区域的SiO2保护层进行腐蚀,后再用磷酸溶液对PAD图层区域的SiON增透膜进行腐蚀,分别去除PAD图层区域的SiO保护层2和SiON增透膜,以形成凹槽P及凹槽N;在该步骤中,使用的磷酸溶液中磷酸与水的体积比为1~9:1,腐蚀温度为80℃~200℃,腐蚀时间为30~200秒。Step E, form the groove P for setting the P electrode 9 above the ITO transparent conductive layer 5 by photolithography and etching SiO 2 protective layer 7 and SiON anti-reflection film 6, and by photolithography and etching SiO 2 protective layer 7 A groove N for setting the N electrode 8 is formed above the lower step portion 22; wherein, when forming the groove P, the SiO 2 protective layer 7 is first etched with a BOE solution, and then the SiON anti-reflection film 6 is etched with a phosphoric acid solution. In the present invention, use photoresist to carry out PAD lithography to SiO2 protection layer, form PAD layer on photoresist layer; To etch PAD layer, use BOE solution earlier to SiO2 of PAD layer area The protective layer is corroded, and then the SiON anti-reflection film in the PAD layer area is etched with phosphoric acid solution, and the SiO protective layer 2 and the SiON anti-reflection film in the PAD layer area are removed respectively to form grooves P and grooves N; In this step, the volume ratio of phosphoric acid to water in the phosphoric acid solution used is 1-9:1, the corrosion temperature is 80°C-200°C, and the corrosion time is 30-200 seconds.

步骤F、在凹槽P处制作P电极9和在凹槽N处制作N电极8。Step F, forming a P electrode 9 at the groove P and an N electrode 8 at the groove N.

在一种具体的实施方式中,步骤A中在形成ITO透明导电层5之前还包括如下步骤:In a specific embodiment, step A also includes the following steps before forming the ITO transparent conductive layer 5:

步骤a、在LED外延层上整面沉积电流阻挡层10;Step a, depositing a current blocking layer 10 on the entire surface of the LED epitaxial layer;

步骤b、利用光刻和蚀刻去掉部分电流阻挡层,保留所需图案的电流阻挡层结构。Step b, using photolithography and etching to remove part of the current blocking layer, and retaining the desired pattern of the current blocking layer structure.

在一种具体的实施方式中,步骤B中采用等离子体增强化学气相沉积法沉积SiON增透膜6的厚度范围为100~1500埃。In a specific embodiment, the thickness of the SiON anti-reflection film 6 deposited by plasma enhanced chemical vapor deposition in step B ranges from 100 to 1500 angstroms.

在一种具体的实施方式中,步骤C中采用BOE溶液蚀刻SiON增透膜6。In a specific implementation manner, in step C, the SiON anti-reflection film 6 is etched with a BOE solution.

在一种具体的实施方式中,步骤E中使用BOE溶液对SiO2保护层的腐蚀时间为30~120秒。In a specific embodiment, the etching time of the SiO 2 protective layer by using the BOE solution in step E is 30-120 seconds.

在本发明中选取六片同炉同圈的外延片(外延片同炉同圈是为了确保外延片光电参数的一致性,保证本实验结论的准确性。六片外延片的其中三片采用现有的方法制作,即不涉及设置SiON增透膜和使用磷酸溶液蚀刻SiON增透膜,另外三片采用本发明的方法制作)制备成芯片,外观检验表明实验芯片外观正常,并点测电性参数如表1:In the present invention, choose six epitaxial wafers with the same furnace and circle (the epitaxial wafers with the same furnace and the same circle are to ensure the consistency of the photoelectric parameters of the epitaxial wafers and ensure the accuracy of the experimental conclusions. Among the six epitaxial wafers, three adopt existing Some methods are made, that is, it does not involve setting up SiON anti-reflection film and using phosphoric acid solution to etch SiON anti-reflection film, and the other three are made by the method of the present invention) to prepare chips. The appearance inspection shows that the appearance of the experimental chip is normal, and the electrical properties are measured The parameters are shown in Table 1:

表1Table 1

由上述表1中的参数可知:本发明方法制得的LED芯片结构,由于在蒸镀ITO透明导电层之后沉积了一层SiON增透膜,且在设置P电极前使用磷酸溶液蚀刻SiON增透膜,使得ITO透明导电层在芯片的整个制作过程中不被腐蚀和污损,提高ITO透明导电层的质量。采用本发明方法制得的芯片与现有方法制得的芯片相比电压VF1降低了0.042V,亮度LOP1提高了1.8mw,亮度提高比例为0.91%。实现了提升LED亮度同时降低电压的目的。From the parameters in the above Table 1, it can be known that the LED chip structure prepared by the method of the present invention, since a layer of SiON anti-reflection film is deposited after the evaporation of the ITO transparent conductive layer, and the SiON anti-reflection film is etched with phosphoric acid solution before the P electrode is set. film, so that the ITO transparent conductive layer will not be corroded and stained during the entire manufacturing process of the chip, and the quality of the ITO transparent conductive layer will be improved. Compared with the chips prepared by the existing method, the voltage VF1 of the chip prepared by the method of the present invention is reduced by 0.042V, the brightness LOP1 is increased by 1.8mw, and the ratio of brightness improvement is 0.91%. The purpose of increasing the brightness of the LED while reducing the voltage is achieved.

在本发明中,分别选取全测数据平均值附近的采用现有方法制得芯片和采用本发明方法制得的芯片进行封装,蓝光封装数据如表2:In the present invention, the chips made by the existing method and the chips made by the method of the present invention near the average value of the full measurement data are respectively selected for packaging, and the Blu-ray packaging data are shown in Table 2:

表2Table 2

由上述表2中的数据可知:采用本发明方法制备的LED芯片封装的LED与采用现有方法制备的LED芯片封装的LED相比电压降低了0.042V,光功率提高了1.9mw,提高比例为0.78%,发光效率提高了1.1%。From the data in the above table 2, it can be seen that the voltage of the LED chip packaged LED prepared by the method of the present invention is reduced by 0.042V compared with the LED chip packaged LED prepared by the existing method, and the optical power is increased by 1.9mw, and the increase ratio is 0.78%, and the luminous efficiency increased by 1.1%.

以上所述仅为本发明的优选实施例而已,并不用于限制本发明,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. For those skilled in the art, the present invention may have various modifications and changes. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included within the protection scope of the present invention.

Claims (9)

1.一种LED芯片的制备方法,其特征在于,包括如下步骤:1. A method for preparing an LED chip, comprising the steps of: 步骤A、在衬底(1)上先后形成包含N型半导体层(2)、发光层(3)及P型半导体层(4)的外延层和ITO透明导电层(5);Step A, successively forming an epitaxial layer comprising an N-type semiconductor layer (2), a light-emitting layer (3) and a P-type semiconductor layer (4) and an ITO transparent conductive layer (5) on the substrate (1); 步骤B、在ITO透明导电层(5)上沉积一层SiON增透膜(6);Step B, depositing a layer of SiON antireflection film (6) on the ITO transparent conductive layer (5); 步骤C、通过光刻和刻蚀形成N型半导体层(2)上的台阶;使得上台阶部(21)上的发光层(3)、P型半导体层(4)、ITO透明导电层(5)和SiON增透膜(6)均保留,而下台阶部(22)上的发光层(3)、P型半导体层(4)、ITO透明导电层(5)和SiON增透膜(6)均被蚀刻去除;Step C, form the step on the N-type semiconductor layer (2) by photolithography and etching; Make the light-emitting layer (3), P-type semiconductor layer (4), ITO transparent conductive layer (5) on the upper step portion (21) ) and SiON anti-reflection film (6) are retained, and the light-emitting layer (3), P-type semiconductor layer (4), ITO transparent conductive layer (5) and SiON anti-reflection film (6) on the lower step portion (22) are etched away; 步骤D、在包括SiON增透膜(6)和N型半导体层的下台阶部(22)的LED整个上表面整面形成一层SiO2保护层(7);Step D, forming a layer of SiO2 protection layer (7) on the entire upper surface of the LED including the SiON anti-reflection film (6) and the lower step portion (22) of the N-type semiconductor layer; 步骤E、通过光刻和蚀刻SiO2保护层(7)和SiON增透膜(6)而在ITO透明导电层(5)上方形成用于设置P电极(9)的凹槽P,且通过光刻和蚀刻SiO2保护层(7)在所述下台阶部(22)上方形成用于设置N电极(8)的凹槽N;其中,在形成凹槽P时,先使用BOE溶液蚀刻SiO2保护层(7),后使用磷酸溶液蚀刻SiON增透膜(6);Step E, form the groove P for setting the P electrode (9) above the ITO transparent conductive layer (5) by photolithography and etching SiO 2 protective layer (7) and SiON anti-reflection film (6), and pass light Engraving and etching the SiO 2 protection layer (7) forms a groove N for setting the N electrode (8) above the lower step portion (22); wherein, when forming the groove P, first use BOE solution to etch the SiO 2 Protective layer (7), after using phosphoric acid solution to etch SiON anti-reflection film (6); 步骤F、在所述凹槽P处制作P电极和在所述凹槽N处制作N电极。Step F, forming a P electrode at the groove P and an N electrode at the groove N. 2.根据权利要求1所述的LED芯片的制备方法,其特征在于,步骤A中在形成ITO透明导电层(5)之前还包括如下步骤:2. the preparation method of LED chip according to claim 1, is characterized in that, in step A, also comprises the following steps before forming ITO transparent conductive layer (5): 步骤a、在LED外延层上整面沉积电流阻挡层(10);Step a, depositing a current blocking layer (10) on the entire surface of the LED epitaxial layer; 步骤b、利用光刻和蚀刻去掉部分电流阻挡层,保留所需图案的电流阻挡层结构。Step b, using photolithography and etching to remove part of the current blocking layer, and retaining the desired pattern of the current blocking layer structure. 3.根据权利要求1所述的LED芯片的制备方法,其特征在于,所述步骤B中采用等离子体增强化学气相沉积法沉积SiON增透膜(6)的厚度范围为100~1500埃。3. The method for preparing an LED chip according to claim 1, characterized in that, in the step B, the thickness range of the SiON anti-reflection film (6) deposited by plasma-enhanced chemical vapor deposition method is 100-1500 angstroms. 4.根据权利要求1所述的LED芯片的制备方法,其特征在于,所述步骤C中采用BOE溶液蚀刻SiON增透膜(6)。4. The preparation method of the LED chip according to claim 1, characterized in that, in the step C, adopt BOE solution to etch the SiON anti-reflection film (6). 5.根据权利要求4所述的LED芯片的制备方法,其特征在于,所述步骤C中使用BOE溶液对SiON增透膜(6)的蚀刻时间为30~120秒。5 . The method for preparing an LED chip according to claim 4 , characterized in that, in the step C, the etching time of the SiON anti-reflection film ( 6 ) with BOE solution is 30-120 seconds. 6 . 6.根据权利要求1所述的LED芯片的制备方法,其特征在于,所述步骤E中使用的磷酸溶液中磷酸与水的体积比为1~9:1,腐蚀温度为80℃~200℃,腐蚀时间为30~200秒。6. The method for preparing LED chips according to claim 1, characterized in that the volume ratio of phosphoric acid to water in the phosphoric acid solution used in the step E is 1-9:1, and the corrosion temperature is 80°C-200°C , The corrosion time is 30-200 seconds. 7.根据权利要求1~6任一项所述方法制备的LED芯片,其特征在于,所述LED芯片在厚度方向依次包括衬底(1)、外延层和电极,且所述外延层包括N型半导体层(2)、发光层(3)及P型半导体层(4),N型半导体层(2)为包括上台阶部(21)和下台阶部(22)的台阶型结构,发光层(3)及P型半导体层(4)依次设置在所述上台阶部(21)上方,所述P型半导体层(4)上还设有ITO透明导电层(5),所述电极包括设置在下台阶部(22)上的N电极(8)和设置在ITO透明导电层(5)上的P电极(9),所述N电极外侧的芯片上表面沉积有SiO2保护层(7),P电极外侧的芯片上表面依次沉积有SiON增透膜(6)和SiO2保护层(7)。7. The LED chip prepared by the method according to any one of claims 1 to 6, characterized in that, the LED chip sequentially comprises a substrate (1), an epitaxial layer and an electrode in the thickness direction, and the epitaxial layer comprises N type semiconductor layer (2), light-emitting layer (3) and P-type semiconductor layer (4), the N-type semiconductor layer (2) is a stepped structure including an upper step portion (21) and a lower step portion (22), and the light-emitting layer (3) and the P-type semiconductor layer (4) are sequentially arranged above the upper step portion (21), the P-type semiconductor layer (4) is also provided with an ITO transparent conductive layer (5), and the electrodes include The N electrode (8) on the lower step (22) and the P electrode (9) arranged on the ITO transparent conductive layer (5), the upper surface of the chip outside the N electrode is deposited with SiO 2 protective layer (7), A SiON anti-reflection film (6) and a SiO2 protective layer (7) are sequentially deposited on the upper surface of the chip outside the P electrode. 8.根据权利要求7所述一种高亮度LED芯片,其特征在于,所述SiON增透膜(6)的厚度为100~1500埃。8. A high-brightness LED chip according to claim 7, characterized in that the thickness of the SiON anti-reflection film (6) is 100-1500 angstroms. 9.根据权利要求7所述一种高亮度LED芯片,其特征在于,所述P型半导体层(4)上设有电流阻挡层(10),所述ITO透明导电层(5)覆盖于所述电流阻挡层上方。9. A high-brightness LED chip according to claim 7, characterized in that, the P-type semiconductor layer (4) is provided with a current blocking layer (10), and the ITO transparent conductive layer (5) covers the above the current blocking layer.
CN201610595189.2A 2016-07-26 2016-07-26 Preparation method of LED chip and LED chip prepared by adopting method Pending CN106025012A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610595189.2A CN106025012A (en) 2016-07-26 2016-07-26 Preparation method of LED chip and LED chip prepared by adopting method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610595189.2A CN106025012A (en) 2016-07-26 2016-07-26 Preparation method of LED chip and LED chip prepared by adopting method

Publications (1)

Publication Number Publication Date
CN106025012A true CN106025012A (en) 2016-10-12

Family

ID=57114114

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610595189.2A Pending CN106025012A (en) 2016-07-26 2016-07-26 Preparation method of LED chip and LED chip prepared by adopting method

Country Status (1)

Country Link
CN (1) CN106025012A (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108281529A (en) * 2018-04-04 2018-07-13 佛山市国星半导体技术有限公司 A kind of LED chip and preparation method thereof with anti-strike electrode
CN108336200A (en) * 2018-03-27 2018-07-27 湘能华磊光电股份有限公司 LED chip structure and preparation method thereof
CN110504341A (en) * 2019-08-14 2019-11-26 安徽芯瑞达科技股份有限公司 A kind of LED chip with high stability current blocking layer
CN112750927A (en) * 2019-10-31 2021-05-04 山东浪潮华光光电子股份有限公司 Light-emitting diode with specific pattern and preparation method thereof
CN112750922A (en) * 2019-10-31 2021-05-04 山东浪潮华光光电子股份有限公司 Light-emitting diode with variable patterns and preparation method thereof
CN114188457A (en) * 2020-09-14 2022-03-15 厦门乾照光电股份有限公司 LED chip with modified layer and manufacturing method thereof
WO2022052085A1 (en) * 2020-09-14 2022-03-17 厦门乾照光电股份有限公司 Led chip having modified layer and production method therefor
CN114335282A (en) * 2020-10-09 2022-04-12 山东浪潮华光光电子股份有限公司 Variable-pattern light-emitting diode, preparation method thereof and reflective sighting telescope
CN116779741A (en) * 2023-07-18 2023-09-19 江西兆驰半导体有限公司 LED chip for improving luminous brightness and preparation method thereof
CN118352444A (en) * 2024-06-17 2024-07-16 山东中清智能科技股份有限公司 Preparation method of LED chip and LED chip

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1885569A (en) * 2005-06-22 2006-12-27 杭州士兰明芯科技有限公司 Twi-lithography GaN-based LED electrode making method using ITO as P electrode
CN1945862A (en) * 2006-10-27 2007-04-11 北京工业大学 Semiconductor LED structure with high extracting efficiency and its preparing method
CN203288594U (en) * 2013-05-30 2013-11-13 华南理工大学 High-voltage LED chip having microstructure reflection reducing coating
CN103633205A (en) * 2013-12-19 2014-03-12 聚灿光电科技(苏州)有限公司 Production method of LED (light emitting diode) chip

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1885569A (en) * 2005-06-22 2006-12-27 杭州士兰明芯科技有限公司 Twi-lithography GaN-based LED electrode making method using ITO as P electrode
CN1945862A (en) * 2006-10-27 2007-04-11 北京工业大学 Semiconductor LED structure with high extracting efficiency and its preparing method
CN203288594U (en) * 2013-05-30 2013-11-13 华南理工大学 High-voltage LED chip having microstructure reflection reducing coating
CN103633205A (en) * 2013-12-19 2014-03-12 聚灿光电科技(苏州)有限公司 Production method of LED (light emitting diode) chip

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108336200A (en) * 2018-03-27 2018-07-27 湘能华磊光电股份有限公司 LED chip structure and preparation method thereof
CN108281529A (en) * 2018-04-04 2018-07-13 佛山市国星半导体技术有限公司 A kind of LED chip and preparation method thereof with anti-strike electrode
CN108281529B (en) * 2018-04-04 2024-06-25 佛山市国星半导体技术有限公司 LED chip with anti-striking electrode and manufacturing method thereof
CN110504341A (en) * 2019-08-14 2019-11-26 安徽芯瑞达科技股份有限公司 A kind of LED chip with high stability current blocking layer
CN112750927A (en) * 2019-10-31 2021-05-04 山东浪潮华光光电子股份有限公司 Light-emitting diode with specific pattern and preparation method thereof
CN112750922A (en) * 2019-10-31 2021-05-04 山东浪潮华光光电子股份有限公司 Light-emitting diode with variable patterns and preparation method thereof
CN112750922B (en) * 2019-10-31 2021-12-07 山东浪潮华光光电子股份有限公司 Light-emitting diode with variable patterns and preparation method thereof
CN114188457A (en) * 2020-09-14 2022-03-15 厦门乾照光电股份有限公司 LED chip with modified layer and manufacturing method thereof
WO2022052085A1 (en) * 2020-09-14 2022-03-17 厦门乾照光电股份有限公司 Led chip having modified layer and production method therefor
CN114335282A (en) * 2020-10-09 2022-04-12 山东浪潮华光光电子股份有限公司 Variable-pattern light-emitting diode, preparation method thereof and reflective sighting telescope
CN116779741A (en) * 2023-07-18 2023-09-19 江西兆驰半导体有限公司 LED chip for improving luminous brightness and preparation method thereof
CN118352444A (en) * 2024-06-17 2024-07-16 山东中清智能科技股份有限公司 Preparation method of LED chip and LED chip

Similar Documents

Publication Publication Date Title
CN106025012A (en) Preparation method of LED chip and LED chip prepared by adopting method
CN110416249B (en) Semiconductor light-emitting device and manufacturing method thereof
CN102157640B (en) Method for manufacturing gallium nitride (GaN)-based light-emitting diode (LED) chip with p-GaN layer subjected to surface roughening
CN104362240B (en) A kind of Al of LED chip2O3/ SiON passivation layer structures and its growing method
CN105140354B (en) A kind of preparation method of GaN base light emitting chip
CN107452839B (en) Light emitting diode epitaxial wafer and manufacturing method thereof
CN104319323B (en) Light-emitting diode chip for backlight unit preparation method
CN107910405A (en) Manufacturing method of light emitting diode chip
CN104882523A (en) GaN-based light-emitting diode chip with gradually-changed refractive index of passivation layer, and manufacturing method of GaN-based light-emitting diode chip
CN104022200A (en) GaN-based light emitting diode chip and preparation method thereof
CN102867890A (en) Preparation method of sapphire graphic substrate
CN104269477A (en) A kind of preparation method of P-type ohmic contact layer with high ultraviolet light transmittance
CN106058003A (en) Method for improving the brightness of LED chip
CN103117338A (en) Production method of low-damage GaN-based LED (light-emitting diode) chip
CN104332532A (en) Method for manufacturing high-luminous-efficiency light-emitting diode
CN105719955B (en) A kind of preparation method of GaN base light emitting chip
CN107464868A (en) A kind of preparation method of high voltage LED chip
CN102024898A (en) LED (light-emitting diode) and manufacturing method thereof
CN114551673A (en) Light emitting diode chip and preparation method thereof
CN102263173A (en) Light-emitting diode and its manufacturing method
CN106549087A (en) A kind of preparation method of high brightness LED chip
CN105449059A (en) GaN-based LED chip with current-expanding antireflection film layers, and preparation method for GaN-based LED chip
CN102931298A (en) Method for manufacturing ITO pattern in manufacturing process of GaN-based LED
CN115579435A (en) Epitaxial wafer containing quantum well, Micro-LED array chip and preparation method thereof
CN214336736U (en) LED chip structure of double-layer ITO film

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20161012