[go: up one dir, main page]

CN102403297A - Shock resistant lead frame and packaging body - Google Patents

Shock resistant lead frame and packaging body Download PDF

Info

Publication number
CN102403297A
CN102403297A CN2011104015587A CN201110401558A CN102403297A CN 102403297 A CN102403297 A CN 102403297A CN 2011104015587 A CN2011104015587 A CN 2011104015587A CN 201110401558 A CN201110401558 A CN 201110401558A CN 102403297 A CN102403297 A CN 102403297A
Authority
CN
China
Prior art keywords
attachment portion
chip attachment
pin
chip
pins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011104015587A
Other languages
Chinese (zh)
Other versions
CN102403297B (en
Inventor
邓星亮
戈恩泰斯莫
曾海林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Reach Technology (chengdu) Co Ltd
Shanghai Kaihong Sci & Tech Electronic Co Ltd
Shanghai Kaihong Electronic Co Ltd
Original Assignee
Reach Technology (chengdu) Co Ltd
Shanghai Kaihong Sci & Tech Electronic Co Ltd
Shanghai Kaihong Electronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Reach Technology (chengdu) Co Ltd, Shanghai Kaihong Sci & Tech Electronic Co Ltd, Shanghai Kaihong Electronic Co Ltd filed Critical Reach Technology (chengdu) Co Ltd
Priority to CN2011104015587A priority Critical patent/CN102403297B/en
Publication of CN102403297A publication Critical patent/CN102403297A/en
Application granted granted Critical
Publication of CN102403297B publication Critical patent/CN102403297B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H10W72/5449
    • H10W90/756

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Packaging Frangible Articles (AREA)

Abstract

本发明是有关于一种抗冲击的引线框架以及封装体。所述抗冲击的引线框架包括芯片贴装部和多个引脚,所述引脚围绕芯片贴装部设置,且处于同一平面内,所述芯片贴装部进一步包括凸出部,所述凸出部设置于芯片贴装部的侧边上,且与芯片贴装部和引脚处于同一平面内。本发明的优点在于,在芯片贴装部的侧边采用凸出部,形成对称的固定方式,提高芯片贴装部在引线过程中的牢固程度,故可以提高封装工艺对引线框架的冲击,提高产品良率。

The invention relates to an impact-resistant lead frame and package body. The impact-resistant lead frame includes a chip mounting part and a plurality of pins, the pins are arranged around the chip mounting part and are in the same plane, and the chip mounting part further includes a protrusion, and the protrusion The output part is arranged on the side of the chip mounting part, and is in the same plane as the chip mounting part and the pins. The advantage of the present invention is that the protruding part is used on the side of the chip mounting part to form a symmetrical fixing method, which improves the firmness of the chip mounting part in the wiring process, so that the impact of the packaging process on the lead frame can be improved, and the Product yield.

Description

一种抗冲击的引线框架以及封装体A shock-resistant lead frame and package

技术领域 technical field

本发明涉及半导体器件封装测试领域,尤其涉及一种抗冲击的引线框架以及封装体。 The invention relates to the field of packaging and testing of semiconductor devices, in particular to an impact-resistant lead frame and a packaging body.

背景技术 Background technique

电子产品有越来越便宜的趋势,对于封装工厂来说,如何提高产品良率及用便宜的材料替代昂贵的材料成为重中之重,比如目前市场大量用铜线的焊线方式来替代金线。 Electronic products are becoming cheaper and cheaper. For packaging factories, how to improve product yield and replace expensive materials with cheap materials has become a top priority. For example, copper wires are used in the market to replace gold Wire.

但相对于金线来说,铜线的问题之一在于铜线工艺需要更大的力量将线材固定在引线框架上,故工艺中对引线框架施加的外力较金线工艺更大,所导致的引线框架变形也更大。在焊芯片及焊线的过程中,很容易造成底材翘曲变形等,影响工艺稳定性,从而降低产品良率。 However, compared with gold wires, one of the problems with copper wires is that the copper wire process requires greater force to fix the wire on the lead frame, so the external force applied to the lead frame in the process is greater than that of the gold wire process, resulting in The lead frame deformation is also greater. In the process of soldering chips and wires, it is easy to cause warping and deformation of the substrate, which affects process stability and reduces product yield.

附图1A所示是现有技术中一种封装体的俯视图,包括芯片10、芯片贴装部11、以及五个引脚,分别是引脚121~125。芯片10通过金属引线131~135与对应的引脚电学连接,并在封装过程中采用压片191和192将两侧的引脚压紧在搁置封装体的台面上,防止封装体滑动。从附图1A不难看出,此封装体的芯片贴装部11仅通过引脚123被压片192压紧,故很容易在引线过程中发生翘曲变形。 FIG. 1A is a top view of a package in the prior art, including a chip 10 , a chip mounting portion 11 , and five pins, namely pins 121 - 125 . The chip 10 is electrically connected to the corresponding pins through the metal leads 131-135, and the pins on both sides are pressed against the table on which the package is placed by using the pressing pieces 191 and 192 during the packaging process to prevent the package from sliding. It is not difficult to see from FIG. 1A that the chip attaching portion 11 of this package is only pressed by the pressing piece 192 through the pin 123, so it is easy to warp and deform during the wiring process.

附图1B是现有技术中另一种封装体的俯视图,包括芯片10、芯片贴装部11、以及六个引脚,分别是引脚141~146。芯片10通过金属引线151~155与对应的引脚电学连接。与附图1A类似的,封装体的芯片贴装部11仅通过引脚143被压片192压紧,故很容易在引线过程中发生翘曲变形。 FIG. 1B is a top view of another package in the prior art, including a chip 10 , a chip mounting portion 11 , and six pins, namely pins 141 - 146 . The chip 10 is electrically connected to corresponding pins through metal leads 151 - 155 . Similar to FIG. 1A , the chip attaching portion 11 of the package is pressed by the pressing sheet 192 only through the pins 143 , so it is easy to warp and deform during the wiring process.

发明内容 Contents of the invention

本发明所要解决的技术问题是,提供一种抗冲击的引线框架以及封装体,能够提高引线框架的强度,从而提高封装体的良率。 The technical problem to be solved by the present invention is to provide an impact-resistant lead frame and package, which can improve the strength of the lead frame, thereby improving the yield of the package.

为了解决上述问题,本发明提供了一种抗冲击的引线框架,包括芯片贴装部和多个引脚,所述引脚围绕芯片贴装部设置,且处于同一平面内,所述芯片贴装部进一步包括凸出部,所述凸出部设置于芯片贴装部的侧边上,且与芯片贴装部和引脚处于同一平面内。 In order to solve the above problems, the present invention provides an impact-resistant lead frame, which includes a chip mounting part and a plurality of pins, the pins are arranged around the chip mounting part and are in the same plane, and the chip mounting part The part further includes a protruding part, and the protruding part is arranged on the side of the chip attaching part and is in the same plane as the chip attaching part and the pins.

作为可选的技术方案,所述引脚的数目为奇数,芯片贴装部为矩形,引脚相对设置于芯片贴装部相对的两侧,且两侧的数目相差一个,所述凸出部设置于芯片贴装部对应设置了较少引脚数目的一侧边上。 As an optional technical solution, the number of the pins is an odd number, the chip mounting part is rectangular, the pins are arranged on opposite sides of the chip mounting part, and the number of the two sides differs by one, and the protruding part It is arranged on the side of the chip mounting part correspondingly provided with less number of pins.

作为可选的技术方案,所述引脚的数目为偶数,芯片贴装部为矩形,引脚相对设置于芯片贴装部相对的两侧,且两侧的数目相等,所述凸出部为两个,对称设置于芯片贴装部未对应设置引脚两侧边上。 As an optional technical solution, the number of the pins is an even number, the chip mounting part is rectangular, the pins are arranged on opposite sides of the chip mounting part, and the numbers on both sides are equal, and the protruding part is Two, symmetrically arranged on the two sides of the pins that are not correspondingly arranged in the chip mounting part.

本发明进一步提供了一种封装体,包括引线框架、多个金属引线、芯片以及塑封体,所述引线框架包括芯片贴装部和多个引脚,所述引脚围绕芯片贴装部设置,且处于同一平面内所述芯片的电学焊盘通过金属引线电学连接至对应的引脚,所述塑封体包裹所述芯片贴装部、多个金属引线以及芯片,所述芯片贴装部进一步包括凸出部,所述凸出部设置于芯片贴装部的侧边上,且与芯片贴装部和引脚处于同一平面内。 The present invention further provides a package body, including a lead frame, a plurality of metal leads, a chip and a plastic package, the lead frame includes a chip mounting part and a plurality of pins, and the pins are arranged around the chip mounting part, And the electrical pads of the chip in the same plane are electrically connected to the corresponding pins through the metal leads, the plastic package wraps the chip mounting part, a plurality of metal leads and the chip, and the chip mounting part further includes The protruding part is arranged on the side of the chip attaching part and is in the same plane as the chip attaching part and the pins.

作为可选的技术方案,所述引脚的数目为奇数,芯片贴装部为矩形,引脚相对设置于芯片贴装部的两侧,且两侧的数目相差一个,所述凸出部设置于芯片贴装部对应设置了较少引脚数目的一侧边上。 As an optional technical solution, the number of the pins is an odd number, the chip mounting part is rectangular, the pins are arranged on both sides of the chip mounting part oppositely, and the number of the two sides differs by one, and the protruding part is set Correspondingly, the side with fewer pins is arranged on the chip mounting part.

作为可选的技术方案,所述引脚的数目为偶数,芯片贴装部为矩形,引脚相对设置于芯片贴装部的两侧,且两侧的数目相等,所述凸出部为两个,对称设置于芯片贴装部未对应设置引脚两侧边上。 As an optional technical solution, the number of pins is an even number, the chip mounting part is rectangular, the pins are arranged on both sides of the chip mounting part, and the numbers on both sides are equal, and the protruding parts are two one, symmetrically arranged on the two sides of the pins not correspondingly arranged in the chip mounting part.

作为可选的技术方案,所述金属引线为铜线。 As an optional technical solution, the metal leads are copper wires.

作为可选的技术方案,所述凸出部的末端暴露在所述塑封体之外。 As an optional technical solution, the ends of the protrusions are exposed outside the plastic package.

作为可选的技术方案,所述凸出部全部包裹在所述塑封体内。 As an optional technical solution, all the protruding parts are wrapped in the plastic package.

本发明的优点在于,在芯片贴装部的侧边采用凸出部,形成对称的固定方式,提高芯片贴装部在引线过程中的牢固程度,故可以提高封装工艺对引线框架的冲击,提高产品良率。 The advantage of the present invention is that the protruding part is used on the side of the chip mounting part to form a symmetrical fixing method, which improves the firmness of the chip mounting part in the lead process, so that the impact of the packaging process on the lead frame can be improved, and the Product yield.

附图说明 Description of drawings

附图1A是现有技术中一种封装体的俯视图; Accompanying drawing 1A is a top view of a package in the prior art;

附图1B是现有技术中另一种封装体的俯视图; Accompanying drawing 1B is the top view of another kind of package in the prior art;

附图2A所示是本发明一种具体实施方式所述封装体的结构示意图; Figure 2A is a schematic structural view of the package according to a specific embodiment of the present invention;

附图2B是附图2A所示封装体塑封之后的结构示意图; Accompanying drawing 2B is a structural schematic diagram of the package body shown in Fig. 2A after plastic sealing;

附图3A所示是本发明另一种具体实施方式所述封装体的结构示意图; Figure 3A is a schematic structural view of the package according to another specific embodiment of the present invention;

附图3B是附图3A所示封装体塑封之后的结构示意图。 FIG. 3B is a schematic structural view of the package shown in FIG. 3A after plastic sealing.

具体实施方式 Detailed ways

下面结合附图对本发明提供的抗冲击的引线框架以及封装体的具体实施方式做详细说明。 The specific implementation manners of the impact-resistant lead frame and package body provided by the present invention will be described in detail below with reference to the accompanying drawings.

附图2A所示是本发明一种具体实施方式所述封装体的结构示意图,包括芯片10、芯片贴装部11、以及五个引脚,分别是引脚221~225。所述引脚221~225围绕芯片贴装部11设置,且处于同一平面内。所述芯片贴装部11和引脚121~125构成引线框架。芯片10通过金属引线231~235与对应的引脚电学连接,并在封装过程中采用压片191和192将两侧的引脚压紧在搁置封装体的台面上。本具体实施方式中,所述芯片贴装部11进一步包括一凸出部20,所述凸出部20设置于芯片贴装部11的侧边上,且与芯片贴装部11和引脚221~225处于同一平面内。 FIG. 2A is a schematic structural view of the package according to a specific embodiment of the present invention, including a chip 10 , a chip mounting part 11 , and five pins, which are pins 221-225 respectively. The pins 221 - 225 are arranged around the chip attaching part 11 and are in the same plane. The die attach portion 11 and the leads 121 to 125 constitute a lead frame. The chip 10 is electrically connected to the corresponding pins through the metal leads 231-235, and the pins on both sides are pressed tightly on the table on which the package is placed by using the pressing pads 191 and 192 during the packaging process. In this specific embodiment, the die attaching part 11 further includes a protruding part 20, the protruding part 20 is arranged on the side of the die attaching part 11, and is connected with the die attaching part 11 and the pin 221 ~225 are in the same plane.

本具体实施方式是针对引脚数目为奇数的情况下的一种较佳的实施方案。继续参考附图2A,本实施方式中的引脚数目为5个(奇数),芯片贴装部11为矩形。故引脚221~225相对设置于芯片贴装部11相对的两侧,且两侧的数目相差一个,一侧为3个,而另一侧为2个。所述凸出部20设置于芯片贴装部11对应设置了2个引脚的侧边上,从而与引脚221~225配合,在芯片贴装部11两侧形成了基本对称的排布形式。封装过程中采用压片191和192将两侧的引脚221~225以及凸出部20压紧在搁置封装体的台面上。由于采用了凸出部20,芯片贴装部11的一侧边通过引脚223被压片192压紧,而另与之相对的一侧边通过凸出部20被压片191压紧。这样一种对称的固定方式提高了芯片贴装部11在引线过程中的牢固程度,故可以提高封装工艺对引线框架的冲击,提高产品良率。 This specific implementation manner is a preferred implementation scheme for the case where the number of pins is odd. Continuing to refer to FIG. 2A , the number of pins in this embodiment is 5 (odd number), and the chip attaching part 11 is rectangular. Therefore, the pins 221 - 225 are arranged on opposite sides of the chip attaching part 11 , and the number of the two sides differs by one, 3 on one side and 2 on the other side. The protruding part 20 is arranged on the side of the chip mounting part 11 corresponding to the two pins, so as to cooperate with the pins 221-225 to form a substantially symmetrical arrangement on both sides of the chip mounting part 11. . During the packaging process, the pressing sheets 191 and 192 are used to press the pins 221 to 225 on both sides and the protruding part 20 tightly on the table on which the package is placed. Due to the use of the protruding portion 20 , one side of the chip attaching portion 11 is pressed by the pressing piece 192 through the pin 223 , while the opposite side is pressed by the pressing piece 191 through the protruding portion 20 . Such a symmetrical fixing method improves the firmness of the chip mounting part 11 during the wiring process, so the impact of the packaging process on the lead frame can be improved, and the product yield can be improved.

所述金属引线优选为铜线,因为铜线的引线工艺对引线框架的芯片贴装部11的冲击较大。 The metal lead is preferably a copper wire, because the lead process of the copper wire has a relatively large impact on the chip attaching portion 11 of the lead frame.

参考附图2B,是附图2A所示封装体塑封之后的结构示意图,塑封体29包裹了芯片贴装部11、金属引线231~235以及芯片10,并包裹了引脚221~225的一部分,而将引脚221~225的末端暴露在塑封体29之外,以同外界形成电学连接。本实施方式中,凸出部20的末端也暴露在所述塑封体之外。在其他的实施方式中,所述凸出部20也可以全部包裹在所述塑封体29内。 Referring to accompanying drawing 2B, it is a schematic diagram of the structure of the package shown in accompanying drawing 2A after being plastic-encapsulated. The plastic package 29 wraps the chip mounting part 11, the metal leads 231-235 and the chip 10, and wraps a part of the pins 221-225. The ends of the pins 221 - 225 are exposed outside the plastic package 29 to form an electrical connection with the outside. In this embodiment, the ends of the protrusions 20 are also exposed outside the plastic package. In other embodiments, the protruding portion 20 can also be completely wrapped in the plastic package 29 .

附图3A所示是本发明另一种具体实施方式所述封装体的结构示意图,包括芯片10、芯片贴装部11、以及六个引脚,分别是引脚341~346。所述引脚341~346围绕芯片贴装部11设置,且处于同一平面内。所述芯片贴装部11和引脚341~346构成引线框架。芯片10通过金属引线351~355与对应的引脚电学连接,并在封装过程中采用压片191和192将两侧的引脚压紧在搁置封装体的台面上。本具体实施方式中,所述芯片贴装部11进一步包括第一凸出部31与第二凸出部32,所述第一凸出部31与第二凸出部32设置于芯片贴装部11的侧边上,且与芯片贴装部11和引脚341~346处于同一平面内。 FIG. 3A is a schematic structural diagram of the package according to another specific embodiment of the present invention, including a chip 10 , a chip mounting part 11 , and six pins, which are pins 341 - 346 . The pins 341 - 346 are arranged around the chip attaching part 11 and are in the same plane. The die attach portion 11 and the leads 341 to 346 constitute a lead frame. The chip 10 is electrically connected to the corresponding pins through the metal leads 351-355, and the pins on both sides are pressed tightly on the table on which the package is placed by using the pressing pieces 191 and 192 during the packaging process. In this specific embodiment, the chip attaching part 11 further includes a first protruding part 31 and a second protruding part 32, and the first protruding part 31 and the second protruding part 32 are arranged on the chip attaching part. 11, and in the same plane as the chip attaching part 11 and the pins 341-346.

本具体实施方式是针对引脚数目为偶数的情况下的一种较佳的实施方案。继续参考附图3A,本实施方式中的引脚数目为6个(奇数),芯片贴装部11为矩形。故引脚341~346相对设置于芯片贴装部11相对的两侧,且两侧的数目均为3个。所述凸出部20设置于芯片贴装部11对应设置了2个引脚的侧边上,从而与引脚341~346配合,在芯片贴装部11两侧形成了基本对称的排布形式。封装过程中采用压片191和192将两侧的引脚341~346压紧在搁置封装体的台面上,并继续设置了压片393和394将第一凸出部31与第二凸出部32压紧在搁置封装体的台面上。由于采用了第一凸出部31与第二凸出部32,芯片贴装部11的一侧边通过第一凸出部31被压片393压紧,而与之相对的另一侧通过第二凸出部32被压片394压紧。这样一种对称的固定方式提高了芯片贴装部11在引线过程中的牢固程度,故可以提高封装工艺对引线框架的冲击,提高产品良率。 This specific implementation manner is a preferred implementation scheme for the case where the number of pins is an even number. Continuing to refer to FIG. 3A , the number of pins in this embodiment is 6 (odd number), and the chip attaching part 11 is rectangular. Therefore, the pins 341 - 346 are arranged on opposite sides of the chip attaching part 11 , and the number of the two sides is three. The protruding part 20 is arranged on the side of the chip mounting part 11 corresponding to the two pins, so as to cooperate with the pins 341-346 to form a substantially symmetrical arrangement on both sides of the chip mounting part 11. . During the packaging process, pressing sheets 191 and 192 are used to press the pins 341 to 346 on both sides on the table on which the package is placed, and pressing sheets 393 and 394 are further provided to connect the first protruding part 31 and the second protruding part. 32 is compressed on the table on which the package is placed. Due to the use of the first protruding portion 31 and the second protruding portion 32, one side of the chip mounting portion 11 is pressed by the pressing piece 393 through the first protruding portion 31, while the other side opposite to it is pressed by the first protruding portion 393. The two protrusions 32 are compressed by the pressing piece 394 . Such a symmetrical fixing method improves the firmness of the chip mounting part 11 during the wiring process, so it can increase the impact of the packaging process on the lead frame and improve the product yield.

参考附图3B,是附图3A所示封装体塑封之后的结构示意图,塑封体39包裹了芯片贴装部11、金属引线351~355以及芯片10,并包裹了引脚341~346的一部分,而将引脚341~346的末端暴露在塑封体39之外,以同外界形成电学连接。本实施方式中,第一凸出部31与第二凸出部32的末端也暴露在所述塑封体之外。在其他的实施方式中,所述第一凸出部31与第二凸出部32也可以全部包裹在所述塑封体39内。 Referring to FIG. 3B , it is a schematic diagram of the structure of the package shown in FIG. 3A after being plastic-encapsulated. The plastic package 39 wraps the chip mounting part 11, the metal leads 351-355 and the chip 10, and wraps a part of the pins 341-346. The ends of the pins 341-346 are exposed outside the plastic package 39 to form an electrical connection with the outside. In this embodiment, the ends of the first protruding portion 31 and the second protruding portion 32 are also exposed outside the plastic package. In other embodiments, the first protruding portion 31 and the second protruding portion 32 may also be completely wrapped in the plastic package 39 .

以上所述仅是本发明的优选实施方式,应当指出,对于本技术领域的普通技术人员,在不脱离本发明原理的前提下,还可以做出若干改进和润饰,这些改进和润饰也应视为本发明的保护范围。 The above is only a preferred embodiment of the present invention, it should be pointed out that for those of ordinary skill in the art, without departing from the principle of the present invention, some improvements and modifications can also be made, and these improvements and modifications should also be considered Be the protection scope of the present invention.

Claims (9)

1. shock proof lead frame; Comprise chip attachment portion and a plurality of pin, said pin is provided with around chip attachment portion, and is in the same plane; It is characterized in that; Said chip attachment portion further comprises protuberance, and said protuberance is arranged on the side of chip attachment portion, and is in the same plane with chip attachment portion and pin.
2. shock proof lead frame according to claim 1; It is characterized in that; The number of said pin is an odd number, and chip attachment portion is a rectangle, and pin is relatively arranged on the relative both sides of chip attachment portion; And the number of both sides differs one, and said protuberance is arranged at chip attachment portion correspondence and is provided with on the side of less number of pins.
3. shock proof lead frame according to claim 1; It is characterized in that the number of said pin is an even number, chip attachment portion is a rectangle; Pin is relatively arranged on the relative both sides of chip attachment portion; And the number of both sides equates that said protuberance is two, be symmetricly set in chip attachment portion not correspondence be provided with on the pin dual-side.
4. packaging body; Comprise lead frame, a plurality of metal lead wire, chip and plastic-sealed body, said lead frame comprises chip attachment portion and a plurality of pin, and said pin is provided with around chip attachment portion; And the electricity pad that is in said chip in the same plane is connected to corresponding pin through metal lead wire electricity; Said plastic-sealed body wraps up said chip attachment portion, a plurality of metal lead wire and chip, it is characterized in that, said chip attachment portion further comprises protuberance; Said protuberance is arranged on the side of chip attachment portion, and is in the same plane with chip attachment portion and pin.
5. packaging body according to claim 4; It is characterized in that; The number of said pin is an odd number, and chip attachment portion is a rectangle, and pin is relatively arranged on the both sides of chip attachment portion; And the number of both sides differs one, and said protuberance is arranged at chip attachment portion correspondence and is provided with on the side of less number of pins.
6. packaging body according to claim 4; It is characterized in that the number of said pin is an even number, chip attachment portion is a rectangle; Pin is relatively arranged on the both sides of chip attachment portion; And the number of both sides equates that said protuberance is two, be symmetricly set in chip attachment portion not correspondence be provided with on the pin dual-side.
7. packaging body according to claim 4 is characterized in that, said metal lead wire is a copper cash.
8. packaging body according to claim 4 is characterized in that the ends exposed of said protuberance is outside said plastic-sealed body.
9. packaging body according to claim 4 is characterized in that said protuberance all is wrapped in the said plastic-sealed body.
CN2011104015587A 2011-12-07 2011-12-07 Shock resistant lead frame and packaging body Active CN102403297B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011104015587A CN102403297B (en) 2011-12-07 2011-12-07 Shock resistant lead frame and packaging body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011104015587A CN102403297B (en) 2011-12-07 2011-12-07 Shock resistant lead frame and packaging body

Publications (2)

Publication Number Publication Date
CN102403297A true CN102403297A (en) 2012-04-04
CN102403297B CN102403297B (en) 2013-11-20

Family

ID=45885353

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011104015587A Active CN102403297B (en) 2011-12-07 2011-12-07 Shock resistant lead frame and packaging body

Country Status (1)

Country Link
CN (1) CN102403297B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106409805A (en) * 2016-12-06 2017-02-15 四川富美达微电子有限公司 Five-pin IC structure
CN114256087A (en) * 2020-09-25 2022-03-29 上海凯虹科技电子有限公司 Fixing device for lead frame

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02310954A (en) * 1989-05-26 1990-12-26 Hitachi Ltd Lead frame and semiconductor device using same
US5146310A (en) * 1989-10-16 1992-09-08 National Semiconductor Corp. Thermally enhanced leadframe
CN1182284A (en) * 1996-11-13 1998-05-20 三菱电机株式会社 Lead frame and semiconductor device using same
CN101355074A (en) * 2007-07-27 2009-01-28 精工电子有限公司 Semiconductor device packaging

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02310954A (en) * 1989-05-26 1990-12-26 Hitachi Ltd Lead frame and semiconductor device using same
US5146310A (en) * 1989-10-16 1992-09-08 National Semiconductor Corp. Thermally enhanced leadframe
CN1182284A (en) * 1996-11-13 1998-05-20 三菱电机株式会社 Lead frame and semiconductor device using same
CN101355074A (en) * 2007-07-27 2009-01-28 精工电子有限公司 Semiconductor device packaging

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106409805A (en) * 2016-12-06 2017-02-15 四川富美达微电子有限公司 Five-pin IC structure
CN114256087A (en) * 2020-09-25 2022-03-29 上海凯虹科技电子有限公司 Fixing device for lead frame
CN114256087B (en) * 2020-09-25 2025-10-03 上海凯虹科技电子有限公司 Lead frame fixture

Also Published As

Publication number Publication date
CN102403297B (en) 2013-11-20

Similar Documents

Publication Publication Date Title
US20130026616A1 (en) Power device package module and manufacturing method thereof
JPH0546045U (en) Semiconductor package
CN103378042A (en) Semiconductor package module
TWI716532B (en) Resin-encapsulated semiconductor device
TW447059B (en) Multi-chip module integrated circuit package
CN101728372A (en) Semiconductor device including semiconductor chip mounted on lead frame
JP5921297B2 (en) Multilayer semiconductor device, printed circuit board, and method of manufacturing multilayer semiconductor device
JP5404083B2 (en) Semiconductor device
CN102403297A (en) Shock resistant lead frame and packaging body
TW381326B (en) Semiconductor device and lead frame therefor
CN101978491A (en) Semiconductor chip packaging and assembly method and equipment for preventing lead pin deformation
KR101450758B1 (en) Integrated circuit package
CN103311210B (en) For assembling the lead frame of semiconductor device
JP5005718B2 (en) Semiconductor package structure with protective bar
WO2007016662A2 (en) Enhanced multi-die package
KR100788341B1 (en) Chip Stacked Semiconductor Packages
CN107078122A (en) A kind of fingerprint chip package and processing method
CN214477392U (en) Semiconductor device stacking and packaging structure
US9214447B2 (en) Non-leaded type semiconductor package and method of assembling same
CN202423265U (en) Lead wire framework and lead wire framework for discrete packaging
CN203038916U (en) TO220 packaging lead frame
CN218827085U (en) Novel QFN packaging structure
TWI236752B (en) Semiconductor package with heat spreader
CN201910419U (en) Semiconductor packaging structure
CN202772130U (en) Packaging piece for single-chip packaging based on AAQFN

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant