CN101887892B - Pixel structure and display panel with such pixel structure - Google Patents
Pixel structure and display panel with such pixel structure Download PDFInfo
- Publication number
- CN101887892B CN101887892B CN2010101984391A CN201010198439A CN101887892B CN 101887892 B CN101887892 B CN 101887892B CN 2010101984391 A CN2010101984391 A CN 2010101984391A CN 201010198439 A CN201010198439 A CN 201010198439A CN 101887892 B CN101887892 B CN 101887892B
- Authority
- CN
- China
- Prior art keywords
- line
- insulating layer
- pixel structure
- scan line
- scan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 6
- 230000008054 signal transmission Effects 0.000 claims description 43
- 239000000758 substrate Substances 0.000 claims description 40
- 230000003071 parasitic effect Effects 0.000 abstract description 11
- 230000004888 barrier function Effects 0.000 description 88
- 239000010410 layer Substances 0.000 description 16
- 230000012447 hatching Effects 0.000 description 8
- 239000002184 metal Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000004020 conductor Substances 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 235000019994 cava Nutrition 0.000 description 2
- 230000001808 coupling effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical group [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Landscapes
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
A pixel structure and display panel with the same, the pixel structure includes a first and a second scanning line; the data line is not parallel to the first scanning line and the second scanning line, and a part of the data line and the first scanning line and the second scanning line are positioned on the same film layer; a first insulating layer covering the first and second scan lines and part of the data lines and having first recesses at both sides of the part of the data lines; a second insulating layer covering the first insulating layer; the capacitor electrode wire is positioned on the second insulating layer and covers the data wire and the first recess; a third insulating layer on the capacitor electrode line; the first active element is electrically connected with the second scanning line and the data line; the second active element is electrically connected with the first scanning line and the first active element; and the first and second pixel electrodes are positioned on the third insulating layer and are respectively electrically connected with the first and second active elements. The invention can reduce the problem that the charge or the signal of the pixel electrode is influenced by overlarge parasitic capacitance between the pixel electrode and the data line.
Description
Technical field
The present invention is about a kind of dot structure, and especially in regard to a kind of liquid crystal display panel pixel structure.
Background technology
Generally speaking; Display panels mainly is to be made up of the liquid crystal layer that an active component array base board, a subtend substrate and are sandwiched between active component array base board and the subtend substrate; Wherein active component array base board can be divided into viewing area (display region) and non-display area (non-display region); Wherein on the viewing area, dispose a plurality of pixel cells, and each pixel cell comprises thin-film transistor (TFT) and the pixel electrode (pixel electrode) that is connected with thin-film transistor with arrayed.In addition, in the viewing area, dispose multi-strip scanning line (scan line) and data wire (data line), the thin-film transistor of each pixel cell is to be electrically connected with data wire with corresponding scanning line.In non-display area, then dispose holding wire, source electrode driver (source driver) and gate drivers (gate driver).
Resolution lifting along with display panels; LCD just must be through increasing gate drivers cooperate resolution with the use number of source electrode driver lifting, and because of the use number increase of gate drivers and source electrode driver can let non-display area (or being called frame) the area change greatly.For the foregoing reasons, the production cost of LCD just increases along with the usage quantity of gate drivers, source electrode driver, and frame is also increasing simultaneously.If can be with the use decreased number of gate drivers and/or source electrode driver, just the workout cost problem that can't reduce and make narrow frame, the i.e. less product of non-display area area easily.
Summary of the invention
The display floater that the present invention provides a kind of dot structure and has this kind dot structure, it can solve because of the excessive problem that the electric charge or the signal of pixel electrode are exerted an influence of the parasitic capacitance between pixel electrode and the data wire.
The present invention proposes a kind of dot structure, and this dot structure comprises scan line, data wire, first insulating barrier, second insulating barrier, capacitance electrode line, the 3rd insulating barrier, active member, pixel electrode.Scan line and another scan line are positioned on the substrate.Data wire is arranged on the substrate and is not parallel to scan line and another scan line, and wherein the data wire of a part and scan line and another scan line are positioned at same rete.First insulating barrier covers first scan line, second scan line and said partial data line, and wherein first insulating barrier has first depression, and it is positioned at the both sides of said partial data line.Second insulating barrier covers first insulating barrier.Capacitance electrode line is positioned on second insulating barrier and the cover data line, and wherein capacitance electrode line more covers first depression of first insulating barrier.The 3rd insulating barrier is positioned on the capacitance electrode line.Active member is electrically connected with data wire.Pixel electrode is positioned on the 3rd insulating barrier and with the active member of another pixel and is electrically connected.
The present invention proposes a kind of display floater in addition, and it comprises first substrate, second substrate and display medium.First substrate has a plurality of dot structures, and each dot structure as stated.Second substrate is positioned at the subtend of first substrate.Display medium is between first substrate and second substrate.
Based on above-mentioned, because first insulating barrier of dot structure has the both sides that first depression and first depression are positioned at the partial data line, and capacitance electrode line covers first depression of first insulating barrier.Therefore, capacitance electrode line can cover data wire, to reduce the parasitic capacitance between data wire and the pixel electrode.Thus, just can reduce the excessive and problem that the electric charge or the signal of pixel electrode exerted an influence of parasitic capacitance between pixel electrode and the data wire.
Description of drawings
Fig. 1 is the vertical view of the dot structure of one embodiment of the invention.
Fig. 2 is the vertical view that the dot structure of Fig. 1 omits capacitance electrode line.
Fig. 3 is the generalized section of Fig. 1 along hatching A-A ', B-B ', C-C ' and D-D '.
Fig. 4 is the partial cutaway schematic of the dot structure of another embodiment of the present invention, the generalized section that its corresponding diagram 1 is located along hatching B-B '.
Fig. 5 is the vertical view of the dot structure of another embodiment of the present invention.
Fig. 6 is the generalized section of Fig. 5 along hatching A-A ', B-B ', C-C ' and D-D '.
Fig. 7 is the partial cutaway schematic of the dot structure of an embodiment more of the present invention, the generalized section that its corresponding diagram 5 is located along hatching B-B '.
Fig. 8 is the sketch map of the display floater of one embodiment of the invention.
Drawing reference numeral
SL1, SL2: scan line
DL: data wire
DL-1, DL-2: data line segment
GP: sweep signal transmission line
GP-1, GP-2: sweep signal transmission line section
T1, T2: active member
G1, G2: grid
CH1, CH2: passage
S1, S2: source electrode
D1, D2: drain electrode
CL: capacitance electrode line
C1, C2, C3, C4, C5: contact hole
OP: opening
PE1, PE2: pixel electrode
R1, R2: depression
100,200: substrate
102,104,106: insulating barrier
300: display medium
Embodiment
For letting the above-mentioned feature and advantage of the present invention can be more obviously understandable, hereinafter is special lifts embodiment, and cooperates appended accompanying drawing to elaborate as follows.
The display panels of present narrow preset; Having a kind of is gate line (Tracking Gate-line in Pixel in the pixel upper edge; TGP) Wiring architecture its objective is the use number that reduces gate drivers, and correlation technique can be with reference to No. the 098100467th, Taiwan patent application case application number.But; This kind TGP framework has a shortcoming to be; When the scanning-line signal of sweep signal transmission line at commentaries on classics line place is opening (turn-on); Parasitic capacitance between pixel electrode and the data wire can be excessive, and the electric charge or the signal of pixel electrode exerted an influence, and then influence the display quality of display panels.
Fig. 1 is the vertical view of dot structure according to an embodiment of the invention.Fig. 2 is the vertical view that the dot structure of Fig. 1 omits capacitance electrode line.Fig. 3 is the generalized section of Fig. 1 along hatching A-A ', B-B ', C-C ' and D-D '.Please with reference to Fig. 1, Fig. 2 and Fig. 3, the dot structure of present embodiment comprises the first scan line SL1, the second scan line SL2, data wire DL, first insulating barrier 102, second insulating barrier 104, capacitance electrode line CL, the 3rd insulating barrier 106, the first active member T1, the first pixel electrode PE1, the second active member T2 and the second pixel electrode PE2.
The first scan line SL1 and the second scan line SL2 are positioned on the substrate 100.Both laterally arrange the first scan line SL1 and the second scan line SL2, and the first scan line SL1 and the second scan line SL2 are set directly on the surface of substrate 100.Based on the consideration of conductivity, the first scan line SL1 and the second scan line SL2 generally are to use metal material.Therefore, the first scan line SL1 and the second scan line SL2 can be described as the first metal layer again.Yet, the invention is not restricted to this, according to other embodiment, the first scan line SL1 and the second scan line SL2 also can use other electric conducting materials.
Data wire DL is arranged on the substrate 100, and data wire DL is not parallel to the first scan line SL1 and the second scan line SL2 is provided with.Particularly, some and the first scan line SL1 of data wire DL and the second scan line SL2 are positioned at same rete.According to present embodiment, data wire DL comprises at least one first data line segment DL-1 and at least one second data line segment DL-2.The first above-mentioned data line segment DL-1 and the first scan line SL1 and the second scan line SL2 are positioned at same rete, and therefore the first above-mentioned data line segment DL-1 also belongs to the part of the first metal layer.Particularly, the first data line segment DL-1 does not electrically contact with the first scan line SL1 and the second scan line SL2.That is to say that the first data line segment DL-1 and the first scan line SL1 and the second scan line SL2 separate.In addition, the second above-mentioned data line segment DL-2 crosses over the first scan line SL1 and the second scan line SL2.In other words, accompany an insulating barrier (for example being first insulating barrier 102) between the second data line segment DL-2 and the first scan line SL1 and the second scan line SL2, so that the second data line segment DL-2 and the first scan line SL1 and the second scan line SL2 electric insulation.In addition, according to present embodiment, be to see through contact hole C3 and be electrically connected between the first data line segment DL-1 and the second data line segment DL-2.In other words, contact hole C3 is in the insulating barrier (for example being first insulating barrier 102) of the overlapping region between the first data line segment DL-1 and the second data line segment DL-2, to be electrically connected the first data line segment DL-1 and the second data line segment DL-2.Based on the consideration of conductivity, data wire DL generally is to use metal material, and the second data line segment DL-2 of data wire DL can be described as second metal level again.Yet, the invention is not restricted to this, according to other embodiment, data wire DL also can use other electric conducting materials.
If dot structure of the present invention is the display panels that is applied to narrow preset, then this dot structure can more comprise one scan signal transmssion line GP.Sweep signal transmission line GP is used for the bearing of trend of scan line is translated into the direction parallel with data wire, uses the use number that reduces gate drivers.Therefore, sweep signal transmission line GP is not parallel to the first scan line SL1 and the second scan line SL2 is provided with, and sweep signal transmission line GP is electrically connected with the first scan line SL1.According to present embodiment, above-mentioned sweep signal transmission line GP comprises at least one first sweep signal transmission line section GP1 and at least one second sweep signal transmission line section GP2.The first sweep signal transmission line section GP1 and the first scan line SL1 and the second scan line SL2 are positioned at same rete.Therefore the first above-mentioned sweep signal transmission line section GP1 also belongs to the part of the first metal layer.In other words, the first sweep signal transmission line section GP1 can directly be connected with the first scan line SL1.In addition, the second above-mentioned sweep signal transmission line section GP2 crosses over the second scan line SL2.In other words, accompany an insulating barrier (for example being first insulating barrier 102) between the second above-mentioned sweep signal transmission line section GP2 and the second scan line SL2, so that the second sweep signal transmission line section GP2 and the second scan line SL2 electric insulation.In addition, according to present embodiment, be to see through contact hole C4 and be electrically connected between the first sweep signal transmission line section GP1 and the second sweep signal transmission line section GP2.In other words; Contact hole C4 is in the insulating barrier (for example being first insulating barrier 102) of the overlapping region between the first sweep signal transmission line section GP1 and the second sweep signal transmission line section GP2, to be electrically connected the first sweep signal transmission line section GP1 and the second sweep signal transmission line section GP2.Based on the consideration of conductivity, sweep signal transmission line GP generally is to use metal material, and the second sweep signal transmission line section GP2 of sweep signal transmission line GP can be described as second metal level again.Yet, the invention is not restricted to this, according to other embodiment, sweep signal transmission line GP also can use other electric conducting materials.
The first active member T1 is electrically connected with the second scan line SL2 and data wire DL.In the present embodiment, the first active member T1 comprises grid G 1, channel C H1, source S 1 and drain D 1.Grid G 1 is electrically connected with the second scan line SL2.Channel C H1 is positioned at the top of grid G 1.Source S 1 and drain D 1 are positioned at the top of channel C H1, and source S 1 is electrically connected with data wire DL.
The second active member T2 is electrically connected with the first scan line SL1 and the first active member T1.In the present embodiment, the second active member T2 comprises grid G 2, channel C H2, source S 2 and drain D 2.Grid G 2 is electrically connected with the first scan line SL1.Channel C H2 is positioned at the top of grid G 2.Source S 2 and drain D 2 are positioned at the top of channel C H2, and source S 2 is electrically connected with the drain D 1 of the first active member T1.
The first above-mentioned active member T1 and the second active member T2 are to be that example is explained with the bottom grid film transistor, but the invention is not restricted to this.According to other embodiment, the above-mentioned first active member T1 and the second active member T2 are with the top grid type thin-film transistor.
Capacitance electrode line CL is positioned on second insulating barrier 104 and cover data line DL.In the present embodiment, capacitance electrode line CL is arranged on second insulating barrier 104 of data wire DL top and on second insulating barrier 104 of part first scan line SL1 and second scan line SL2 top.The layout type of the capacitance electrode line CL of present embodiment is except the usefulness of the electrode wires that can be used as reservior capacitor, and it can also cover near scan line and the data wire in the display panels light leak because of lqiuid crystal molecule tipping caused.Yet the present invention's layout type that holds electrode wires CL of not rationing the power supply must be a form as shown in Figure 1.According to other embodiment, the layout type of capacitance electrode line CL also can be other kinds form.Based on the consideration of conductivity, capacitance electrode line CL generally is to use metal material.Therefore, capacitance electrode line CL can be described as the 3rd metal level again.Yet, the invention is not restricted to this, according to other embodiment, capacitance electrode line CL also can use other electric conducting materials.
Particularly, capacitance electrode line CL more covers the first depression R1 (as shown in Figure 3) of first insulating barrier 102.More detailed, capacitance electrode line CL cover second insulating barrier 104 with and the surface of the second depression R2, or says that the capacitance electrode line CL of part is positioned at second R2 that caves in.In the present embodiment; Because first insulating barrier 102 has the first depression R1; And second insulating barrier 104 corresponding first insulating barrier 102 first the depression R1 above also have second the depression R2; Therefore the capacitance electrode line CL that is positioned on second insulating barrier 104 can insert the second depression R2, so that the first data line segment DL-1 of data wire DL is almost coated by capacitance electrode line CL or covers.
The 3rd insulating barrier 106 is positioned on the capacitance electrode line CL.The 3rd insulating barrier 106 also covers the first active member T1 and the second active member T2, data wire DL and sweep signal transmission line GP, and therefore the 3rd insulating barrier 106 can be described as protective layer again.
The first pixel electrode PE1 is positioned on the 3rd insulating barrier 106 and with the first active member T1 and is electrically connected.In the present embodiment, be to see through contact hole C1 and be electrically connected between the first pixel electrode PE1 and the first active member T1.More detailed, contact hole C1 is formed in second insulating barrier 104 and the 3rd insulating barrier 106, and electrically contacts with the drain D 1 and the first pixel electrode PE1 of the first active member T1.Because the first pixel electrode PE1 is positioned at the top of common electrode line CL, therefore the first pixel electrode PE1 can produce capacitance coupling effect with electrode wires CL together, to constitute a reservior capacitor.
The second pixel electrode PE2 is positioned on the 3rd insulating barrier 106 and with the second active member T2 and is electrically connected.In the present embodiment, be to see through contact hole C2 and be electrically connected between the second pixel electrode PE2 and the second active member T2.More detailed, contact hole C2 is formed in second insulating barrier 104 and the 3rd insulating barrier 106, and electrically contacts with the drain D 2 and the second pixel electrode PE2 of the second active member T2.Because the second pixel electrode PE2 is positioned at the top of common electrode line CL, therefore the second pixel electrode PE2 can produce capacitance coupling effect with electrode wires CL together, to constitute a reservior capacitor.
What deserves to be mentioned is, because the first active member T1 and the second active member T2 in the dot structure of present embodiment are shared data wire DL.Therefore, between the first pixel electrode PE1 and the second pixel electrode PE2, then another data wire need be set.Thereby the space between the first pixel electrode PE1 and the second pixel electrode PE2 then can be provided with sweep signal transmission line GP.
As stated; Because the first data line segment DL-1 of data wire DL is almost enveloped by capacitance electrode line CL, so capacitance electrode line CL can be used as the first data line segment DL-1 of data wire DL and the shielding layer between the first pixel electrode PE1/, the second pixel electrode PE2.In general; Owing to can bestow common voltage (Vcom) on the capacitance electrode line CL; Therefore; Capacitance electrode line CL can reduce the parasitic capacitance that is produced between the first data line segment DL-1 and the first pixel electrode PE1/, the second pixel electrode PE2 of data wire DL effectively, and then reduces by the electric charge of the first pixel electrode PE1/, the second pixel electrode PE2 or the influence that signal receives above-mentioned parasitic capacitance.
In the embodiment of above-mentioned Fig. 3; Be in first insulating barrier 102, to form the first depression R1, and because of second insulating barrier 104 be conformably to cover on first insulating barrier 102 so that second insulating barrier 104 also has second R2 that caves in above the first depression R1 of corresponding first insulating barrier 102.Therefore the capacitance electrode line CL that is positioned on second insulating barrier 104 can insert the second depression R2, so that the first data line segment DL-1 of data wire DL is almost enveloped by capacitance electrode line CL.Yet, the invention is not restricted to this, according to other embodiment, can also directly in second insulating barrier 104, form the second depression R2, as shown in Figure 4.
Fig. 4 only illustrates the generalized section of the dot structure of Fig. 1 along B-B ' hatching.In other words, the dot structure of this embodiment is similar to the aforementioned embodiment, and difference only is the section place of B-B ' hatching.Please with reference to Fig. 4, second insulating barrier 104 of this embodiment has the second depression R2, and the second depression R2 is positioned at the first depression R1 top.More detailed; The first depression R1 of first insulating barrier 102 exposes substrate 100 surfaces; The second depression R2 of second insulating barrier 104 also exposes the surface of substrate 100, that is to say that the part that second insulating barrier 104 and first insulating barrier 102 stack together can have depression.Therefore, being formed on capacitance electrode line CL on second insulating barrier 104 is the surface that conformably covers second insulating barrier 104, the first depression R1 and the second depression R2.Thereby capacitance electrode line CL can contact with the surface of substrate 100.
In the embodiment of Fig. 4, owing to capacitance electrode line CL can contact with the surface of substrate 100 at the first depression R1 and the second depression R2 place, so the first data line segment DL-1 of data wire DL can be further by the complete coating of capacitance electrode line CL.Therefore capacitance electrode line CL can be used as the first data line segment DL-1 of data wire DL and the shielding layer between the first pixel electrode PE1/, the second pixel electrode PE2.Similarly; Owing to can bestow common voltage (Vcom) on the capacitance electrode line CL; Therefore; Capacitance electrode line CL can reduce the parasitic capacitance that is produced between the first data line segment DL-1 and the first pixel electrode PE1/, the second pixel electrode PE2 of data wire DL effectively, and then reduces by the electric charge of the first pixel electrode PE1/, the second pixel electrode PE2 or the influence that signal receives above-mentioned parasitic capacitance.
Though all be to be example in the above embodiments with dot structure shown in Figure 1, yet, the invention is not restricted to this, in other words, in other embodiments, dot structure of the present invention also can have other layout type.Fig. 5 is the vertical view of dot structure according to still another embodiment of the invention.Fig. 6 is the generalized section of Fig. 5 along hatching A-A ', B-B ', C-C ' and D-D '.What pay special attention to is; The element of the element of Fig. 5 and dot structure shown in Figure 6 and Fig. 1 and dot structure shown in Figure 2 is roughly the same; Therefore use identical label to represent components identical; And can with reference in the preamble corresponding to the explanation of Fig. 1, below only describe between the two main difference.Please with reference to Fig. 5, the dot structure of present embodiment comprises the first scan line SL1, the second scan line SL2, data wire DL, first insulating barrier 102, second insulating barrier 104, capacitance electrode line CL, the 3rd insulating barrier 106, the first active member T1, the first pixel electrode PE1, the second active member T2 and the second pixel electrode PE2.
The first active member T1 is electrically connected with the second scan line SL2 and data wire DL.In the present embodiment, the first active member T1 comprises grid G 1, channel C H1, source S 1 and drain D 1.Grid G 1 is electrically connected with the second scan line SL2.Channel C H1 is positioned at the top of grid G 1.Source S 1 and drain D 1 are positioned at the top of channel C H1, and source S 1 is electrically connected with data wire DL.
The second active member T2 is electrically connected with the first scan line SL1 and the first active member T1.In the present embodiment, the second active member T2 comprises grid G 2, channel C H2, source S 2 and drain D 2.Grid G 2 is electrically connected with the first scan line SL1.Channel C H2 is positioned at the top of grid G 2.Source S 2 and drain D 2 are positioned at the top of channel C H2.Source S 2 sees through contact hole C5 and is electrically connected with the first pixel electrode PE1, and the first pixel electrode PE1 is electrically connected with the drain D 1 of the first active member T1 through contact hole C1, and therefore the second active member T2 is electrically connected with the first active member T1.
Please be simultaneously with reference to Fig. 5 and Fig. 6, in the present embodiment, be to be electrically connected between the first pixel electrode PE1 and the first active member T1 through contact hole C1.More detailed, contact hole C1 is formed in second insulating barrier 104 and the 3rd insulating barrier 106, and electrically contacts with the drain D 1 and the first pixel electrode PE1 of the first active member T1.Be to see through contact hole C2 and be electrically connected between the second pixel electrode PE2 and the second active member T2.More detailed, contact hole C2 is formed in second insulating barrier 104 and the 3rd insulating barrier 106, and electrically contacts with the drain D 2 and the second pixel electrode PE2 of the second active member T2.
In the present embodiment, capacitance electrode line CL has network structure (mesh structure), and it has opening OP.Capacitance electrode line CL is positioned on second insulating barrier 104 and cover part data wire DL.In the present embodiment, capacitance electrode line CL is arranged on second insulating barrier 104 of data wire DL top and on second insulating barrier 104 of the first scan line SL1 and second scan line SL2 top.Particularly, capacitance electrode line CL more covers the first depression R1 (as shown in Figure 6) of first insulating barrier 102.More detailed, capacitance electrode line CL cover second insulating barrier 104 with and second the depression R2 the surface.In the present embodiment; Because first insulating barrier 102 has the first depression R1; And second insulating barrier 104 corresponding first insulating barrier 102 first the depression R1 above also have second the depression R2; Therefore the capacitance electrode line CL that is positioned on second insulating barrier 104 can insert the second depression R2, so that capacitance electrode line CL envelopes segment data line DL.In addition,, can also directly in second insulating barrier 104, form the second depression R2 according to other embodiment, as shown in Figure 7.In the embodiment shown in fig. 7, owing to capacitance electrode line CL can contact with the surface of substrate 100 at the first depression R1 and the second depression R2 place, so the both sides of data wire DL-1 can further be coated by capacitance electrode line CL or cover.
As stated, because capacitance electrode line CL envelopes segment data line DL, so capacitance electrode line CL can be used as the first data line segment DL-1 of data wire DL and the shielding layer between the first pixel electrode PE1/, the second pixel electrode PE2.
Fig. 8 is the sketch map of display floater according to an embodiment of the invention.Please with reference to Fig. 8, the display floater of present embodiment comprises first substrate 100, second substrate 200 and the display medium 300 between first substrate 100 and second substrate 200.
The material of first substrate 100 can be glass, quartz, organic polymer or metal or the like.Comprise on first substrate 100 being provided with pel array layer 150, said pel array layer 150 is to be made up of a plurality of dot structure.And the dot structure in the pel array layer 150 can be like Fig. 1 and dot structure, Fig. 1 and dot structure, Fig. 5 and dot structure shown in Figure 6 shown in Figure 4 shown in Figure 3, or Fig. 5 and dot structure shown in Figure 7.The material of second substrate 200 can be glass, quartz or organic polymer or the like.In one embodiment, can comprise on second substrate 200 and be provided with the electrode layer (not shown).Electrode layer is a transparency conducting layer, and its material comprises metal oxide, for example is indium tin oxide or indium-zinc oxide.Electrode layer is to be covered in all sidedly on second substrate 200.In addition, according to another embodiment of the present invention, can comprise more on second substrate 200 being provided with the colour filter array (not shown) that it comprises red, green, blue look filter pattern.In addition, can comprise more on second substrate 200 the shielding pattern layer (not shown) is set that it can be described as black matrix again, it is arranged between the pattern of colour filter array.Display medium 300 can comprise liquid crystal molecule or electrophoretic display medium.
In sum, owing to data wire of the present invention can be enveloped by capacitance electrode line, so capacitance electrode line can be used as the shielding layer between data wire and the pixel electrode.In addition, because of can bestowing common voltage on the capacitance electrode line, so capacitance electrode line can reduce the parasitic capacitance that is produced between data wire and the pixel electrode effectively, and then reduces the electric charge of pixel electrode or the influence that signal receives above-mentioned parasitic capacitance.Therefore, use the display floater of this kind dot structure to have better display quality.
Though the present invention discloses as above with embodiment; Right its is not in order to qualification the present invention, and any affiliated those skilled in the art are not breaking away from the spirit and scope of the present invention; When doing a little change and retouching, so protection scope of the present invention is when being as the criterion with claim institute confining spectrum.
Claims (13)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101984391A CN101887892B (en) | 2010-06-07 | 2010-06-07 | Pixel structure and display panel with such pixel structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101984391A CN101887892B (en) | 2010-06-07 | 2010-06-07 | Pixel structure and display panel with such pixel structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101887892A CN101887892A (en) | 2010-11-17 |
| CN101887892B true CN101887892B (en) | 2012-02-01 |
Family
ID=43073716
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010101984391A Active CN101887892B (en) | 2010-06-07 | 2010-06-07 | Pixel structure and display panel with such pixel structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101887892B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103439821B (en) * | 2013-08-26 | 2017-03-01 | 南京中电熊猫液晶显示科技有限公司 | A kind of LCD (Liquid Crystal Display) array substrate and liquid crystal display |
| CN109471308A (en) * | 2018-12-19 | 2019-03-15 | 深圳市华星光电半导体显示技术有限公司 | Liquid crystal display panel |
| CN110109305B (en) | 2019-04-12 | 2020-12-04 | 深圳市华星光电半导体显示技术有限公司 | Display panel |
| CN111258141A (en) | 2020-03-06 | 2020-06-09 | Tcl华星光电技术有限公司 | Display panel, display device |
| CN115097675B (en) * | 2022-07-21 | 2024-04-16 | 合肥京东方显示技术有限公司 | Array substrate and manufacturing method thereof, liquid crystal display panel, and display device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101216649A (en) * | 2008-01-10 | 2008-07-09 | 京东方科技集团股份有限公司 | Crystal display device array substrate and driving method thereof |
| CN101635300A (en) * | 2008-07-25 | 2010-01-27 | 群康科技(深圳)有限公司 | Thin film transistor substrate and manufacturing process thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI329775B (en) * | 2007-03-27 | 2010-09-01 | Au Optronics Corp | Pixel structure and manufacturinf method thereof |
-
2010
- 2010-06-07 CN CN2010101984391A patent/CN101887892B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101216649A (en) * | 2008-01-10 | 2008-07-09 | 京东方科技集团股份有限公司 | Crystal display device array substrate and driving method thereof |
| CN101635300A (en) * | 2008-07-25 | 2010-01-27 | 群康科技(深圳)有限公司 | Thin film transistor substrate and manufacturing process thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101887892A (en) | 2010-11-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101706637B (en) | Pixel electrode structure with high display quality | |
| CN104423110B (en) | Array substrate of liquid crystal display | |
| CN100580536C (en) | Array substrate of liquid crystal display device and manufacturing method thereof | |
| CN100592183C (en) | Liquid crystal display device and display device | |
| CN107329339B (en) | Array substrate and curved surface liquid crystal display | |
| CN105549287B (en) | Pixel structure and display panel | |
| TWI442362B (en) | Pixel structure and display panel having the same | |
| US8643802B2 (en) | Pixel array, polymer stablized alignment liquid crystal display panel, and pixel array driving method | |
| CN101650502B (en) | Liquid crystal display panel | |
| US9673230B2 (en) | Pixel array | |
| CN106449652B (en) | Array substrate and its manufacturing method, display panel and display equipment | |
| TWI397756B (en) | Active array substrate, liquid crystal display panel and method for manufacturing the same | |
| CN101887892B (en) | Pixel structure and display panel with such pixel structure | |
| CN102768444A (en) | Liquid crystal display panel | |
| JP2013257530A (en) | Liquid crystal display panel and pixel array substrate thereof | |
| WO2019233113A1 (en) | Array substrate and display device | |
| CN103235452A (en) | Array substrate and display device | |
| CN101276112B (en) | Image display system | |
| CN111708237B (en) | Array substrate, display panel and display device | |
| CN101561609A (en) | Active array substrate, liquid crystal display panel and method for manufacturing active array substrate | |
| US7755735B2 (en) | Pixel structure of liquid crystal display panel and method having first and second patterned conductive layers having respectively first and second data line sections and with second patterned conductive layer additionally including source, drain, and a floating light-shielding pattern disposed over the first data line section | |
| CN102591079A (en) | Liquid crystal display device | |
| CN100444405C (en) | Double-grid thin film transistor and pixel structure and its manufacturing method | |
| TWI439778B (en) | Pixel array substrate and display panel | |
| CN1318908C (en) | Thin film transistor array |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |