[go: up one dir, main page]

CN101305411B - Display device and driving method thereof - Google Patents

Display device and driving method thereof Download PDF

Info

Publication number
CN101305411B
CN101305411B CN2006800419625A CN200680041962A CN101305411B CN 101305411 B CN101305411 B CN 101305411B CN 2006800419625 A CN2006800419625 A CN 2006800419625A CN 200680041962 A CN200680041962 A CN 200680041962A CN 101305411 B CN101305411 B CN 101305411B
Authority
CN
China
Prior art keywords
data
pixel
partial frame
voltage level
drive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2006800419625A
Other languages
Chinese (zh)
Other versions
CN101305411A (en
Inventor
E·博伊科
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chi Mei Optoelectronics Corp
Original Assignee
Chi Mei Optoelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chi Mei Optoelectronics Corp filed Critical Chi Mei Optoelectronics Corp
Publication of CN101305411A publication Critical patent/CN101305411A/en
Application granted granted Critical
Publication of CN101305411B publication Critical patent/CN101305411B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/024—Scrolling of light from the illumination source over the display in combination with the scanning of the display screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/061—Details of flat display driving waveforms for resetting or blanking
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0252—Improving the response speed
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0261—Improving the quality of display appearance in the context of movement of objects on the screen or movement of the observer relative to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/041—Temperature compensation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0673—Adjustment of display parameters for control of gamma adjustment, e.g. selecting another gamma curve
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2011—Display of intermediate tones by amplitude modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3406—Control of illumination source
    • G09G3/342—Control of illumination source using several illumination sources separately controlled corresponding to different display panel areas, e.g. along one dimension such as lines
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3666—Control of matrices with row and column drivers using an active matrix with the matrix divided into sections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)

Abstract

一种有源矩阵显示装置，包括多个像素以及驱动电路，该驱动电路被设置成在第一阶段(41)期间利用预定驱动电压电平、随后在第二阶段(44)期间利用过驱动驱动电压电平来驱动每个像素。部分帧存储器用于存储用于显示的像素数据的一部分。以第一速率将输入视频数据写入部分帧存储器(40)中，并以大于第一速率的第二速率从部分帧存储器读出该输入视频数据。处理从部分帧存储器读出的数据以得到过驱动驱动电压电平。

Figure 200680041962

An active matrix display device comprises a plurality of pixels and a drive circuit arranged to drive each pixel during a first phase (41) using a predetermined drive voltage level and subsequently during a second phase (44) using an overdrive drive voltage level. A partial frame memory is used to store a portion of pixel data for display. Input video data is written to the partial frame memory (40) at a first rate and read from the partial frame memory at a second rate greater than the first rate. Data read from the partial frame memory is processed to obtain the overdrive drive voltage level.

Figure 200680041962

Description

Display device and driving method thereof
Technical field
The present invention relates to matrix display and system, and the driving of this display device or addressing method.
Background technology
Liquid crystal indicator is well-known, and generally includes a plurality of pixels that are arranged in column array.
In general, pixel is addressed according to following mode or drives.Each one-row pixels of selecting.Utilization imposes on the corresponding data voltage of every row, and the pixel in current selecteed row provides corresponding demonstration setting.In the art, this data voltage is known to have multiple title, comprises data-signal, vision signal, picture signal, driving voltage, column voltage or the like.
During each row was selected, the selection of each row being carried out line by line through driving row as required provided the demonstration to a frame image to be displayed.By another frame that shows according to equal mode demonstration is refreshed then, by that analogy.
Impose on the level of the data voltage of pixel, the degree of the optical modulation effect through controlling liquid crystal layer in this pixel decides by how much light of this pixel output.Known because the capacity effect and the time response of liquid crystal layer; Liquid crystal layer might can not reach the optical modulation condition; The time that in addressing mechanism, applies driving voltage, for given driving voltage, liquid crystal layer can reach said optical modulation condition under stable situation when finishing.Adopted the bearing calibration that is called overdrive corrected (ODC) (also being referred to as the compensation of overdriving) to alleviate this effect.
In the ODC situation, come driving pixels with the voltage level that is higher or lower than the required voltage level of steady state operation, thereby when relevant voltage applied end cycle, the voltage on the pixel reached estimation and equals the level that steady state level should have basically.At US5,495,265 with WO2004/013835 in the further details of known ODC method has been described, these applications are drawn for referencial use at this.
The correction that in the ODC situation, applies (that is, in order on the liquid crystal layer of pixel, to obtain given voltage, imposing on the difference of voltage level with the given voltage of pixel) is different with the design of liquid crystal panel.In addition, required correction is with the voltage level that is corrected pixel in the frame former frame, and the voltage level that requires in the present frame, and promptly the current pixel data are provided with next pixel data and are provided with (be referred to as usually voltage to) and change.Required correction normally recalculates each pixel to each frame.Thereby, in traditional ODC mechanism, require to have frame buffer, thereby can confirm that voltage is right; Comprise a plurality of voltages to the question blank of the matrix of a plurality of voltage settings (and possibly comprise different panels), thereby for determined voltage to reading suitable correction; And by the definite processor of proofreading and correct of these projects.
In addition,, need the complexity of the selector switch matrix of additional impact damper and/or increase among the panel driver IC usually, cause the increase of silicon area and cost for to approaching or implementing ODC near the greyscale transitions of the ultimate value of liquid crystals transmit curve.
LCD has backlight usually, and fluorescent light for example saidly backlightly is configured such that from light backlight through pixel, liquid crystal layer is modulated this light herein.US2004/0012551A1 has described the variable backlight control system that adopts in a kind of driving mechanism.
The black territory of what is called that known utilization is inserted between the image area drives other LCD panels,, adopts a kind of like this driving mechanism that is; Wherein, in each image duration, with the data voltage level driving pixels regular hour; The remainder of this frame drives with black mode; As drawing US5 for referencial use at this, described in 912,651.The visual effect of observer's sensation is the blurring effect that this method can reduce moving image.
The present inventor has recognized the need to be provided for the ODC driving mechanism of matrix display, can alleviate or reduce the required a large amount of processing of traditional ODC mechanism.The present inventor also recognizes, need be provided for the ODC driving mechanism of matrix display, can reduce the size of employed frame buffer in traditional ODC mechanism and/or question blank.
Summary of the invention
According to the present invention, a kind of active matrix display devices is provided, comprising:
A plurality of pixels;
Driving circuit is arranged in during the phase one with the predetermined drive voltages level, during subordinate phase, drives each pixel with the drive voltage level of overdriving subsequently;
The partial frame storer, a part that is used to store the pixel data that is used to show;
Be used for inputting video data being write the device of part frame memory with first rate;
Be used for to read the device of data from the partial frame storer greater than second speed of first rate; And
Treating apparatus is handled to draw the drive voltage level of overdriving for the data of reading from the partial frame storer.
The first driving stage of using must reset pixel with the predetermined drive voltages level, thereby, need between the pixel data of current pixel data and former frame, not compare.Processing and memory requirement have so just been reduced.But, video data need be in the specific format that a kind of wherein frame is inserted with predetermined drive level.If receive the data (do not have these additional frame) of different-format in input place of device, need some data processing (thereby needing the ephemeral data storage).
This device uses partial frame storer, makes to this processing of video data the mechanism of overdriving can be realized based on traditional inputting video data.Read data through write data to the framestore memory neutralization with different rates from frame memory, make it possible to use the partial frame storer.Use this two driving stages, allow data during a stage, in storer, to set up, read (data still are read into simultaneously) then in subordinate phase.
Preferably, the partial frame storer is embodied as cyclic store, thereby all data of reading in the partial frame storer all keep length preset time (being called the FIFO storer).
This method means when not reduced the requirement to storer when conventional form changes the form of video data at the display interface place, can implement the mechanism of overdriving simultaneously.
Two stage driving mechanisms also adopt motion blur to reduce, and have also reduced the memory span expense.
First rate preferably includes the data rate of inputting video data, thereby (on-the-fly) handles the input data in real time.
Preferably basically continuously inputting video data is read in the partial frame storer, and during second pixel drive phase, in time durations, read data from the partial frame storer as a video frame period part.
First and second stages were that (inside) is continuous basically, thereby each stage comprises roughly half the video frame period.In this case, the partial frame storer need be used for the half the capacity of whole frame video data.
But, first and second stages also can be discontinuous, and comprised a plurality of subs.In this case, during a pair of relevant sub, the partial frame storer is read in the first of video data, read then.Use a plurality of subs to make the partial frame storer have more low capacity, in particular for a part that is used for the whole frame video data 1/ (2N), wherein N is the quantity of sub.
The device of reading data from the partial frame storer with second speed can comprise multiplied clock (multiplier) circuit, and this clock multiplication circuit is used for the doubling frequency with the clock signal under the data rate of inputting video data.
Preferably, for each pixel, this predetermined drive voltage level is identical, and the drive voltage level of overdriving of each pixel comprises the overdrive corrected voltage level with corresponding each respective pixel of the data-signal of each pixel.
This device preferably further comprises backlight and backlight control circuit; Wherein, Backlight control circuit is arranged to, is utilized the predetermined drive voltages level or utilize overdrive drive voltage level driving pixels or some pixel will backlightly switch to open perhaps and close according to driving circuit.Backlightly can comprise segmented backlight, and under scanning operation mode, drive backlight.
This device is preferably LCD.
The present invention also provides a kind of driving method that comprises the active matrix liquid crystal display apparatus of a plurality of pixels, comprising:
During the phase one: drive each pixel with the predetermined drive voltages level, and will be from the data storage of video input in the partial frame storer with first rate;
During subordinate phase: continuing will be from the data storage of video input in the partial frame storer with first rate; Second speed with greater than first rate is read data from the partial frame storer; Handle drawing the drive voltage level of overdriving for the data of reading, and utilize this drive voltage level of overdriving to drive each pixel from the partial frame storer.
Description of drawings
To through example embodiments of the invention be described with reference to accompanying drawing now, wherein:
Fig. 1 is the synoptic diagram of active matrix liquid crystal display apparatus of the present invention;
Fig. 2 is the block diagram of column drive circuit of the active matrix liquid crystal display apparatus of presentation graphs 1;
Fig. 3 is the diagram of expression the present invention first driving method;
Fig. 4 is the diagram of expression the present invention second driving method;
Fig. 5 is the diagram of expression the present invention the 3rd driving method;
Fig. 6 is the diagram of the moving method of expression the present invention 4 wheel driven; With
Fig. 7 is the block diagram of another example of the column drive circuit of expression active matrix liquid crystal display apparatus as shown in fig. 1.
Embodiment
Fig. 1 is for realized the synoptic diagram of active matrix liquid crystal display apparatus of the present invention therein.The display device that is suitable for display video image comprises the active array addressing LCD panel 10 with row and column pel array, and said row and column pel array is made up of the m capable (1 to m) of every row along horizontal n pixel 12 (1 to n).In order simply only to represent several pixels.
Each pixel 12 is relevant with the respective switch device of thin film transistor (TFT) (TFT) 11 forms.Be connected with common row conductor 14 with gate terminal, when operation, carry selection (gating) signal to this common row conductor 14 with all relevant TFT11 of the pixel in the delegation.Likewise, be connected with common column conductor 16 with the source terminal that all pixels are relevant in the same row, common column conductor 16 is applied in data (video) signal.The drain terminal of TFT is connected with the corresponding transparent pixels electrode 17 that constitutes a pixel part and limit pixel respectively. Lead 14 and 16, TFT11 and pixel electrode 17 are arranged on the transparent panel, and the second separated transparent panel is provided with the public electrode of all pixels (below be referred to as public electrode).Liquid crystal is set between plate.
Be arranged to backlight 28, make and pass plate, and modulated according to the transport property of pixel 12 from backlight 28 light.Backlightly control by backlight control module.
The operation of display board is following.Through driving this device: with selecting the capable lead 14 of (gating) signal scanning, so that successively with the capable conducting of each TFT like each delegation ground that gets off; Suitably and with selecting signal Synchronization ground data (video) signal is imposed on the column wire of every capable image display element successively, so that form complete display frame (image).Use the addressing of each delegation, be sent to from column wire 16 by data-signal in selection determined a period of time of signal duration of pixel 12, all TFT11 of selected row are switched to conducting.
To select signal conveys to give row lead 14 through horizontal drive circuit 20 according to their selecting sequence, this horizontal drive circuit 20 comprises the digital shift register that receives from the timing pip control of the rule of timing and control circuits 21.In the interval of selecting between the signal, the reference potential of constant is flowed to capable lead 14 through horizontal drive circuit 20.
Column drive circuit 22 flows to column wire 16 with ODC driving voltage (data voltage) 23.Through timing and control circuits 21, the vision signal 25 that will receive from video processing circuits 24 (VPC) (it is in the outside of LCD plate, and carries video data stream to the LCD plate) in the time of will beginning flows to column drive circuit 22.Synchronous with line scanning, timing and control circuits 21 also provides timing pip 27 so that the serial-to-parallel conversion that is suitable for this row to be provided when plate 10 is carried out addressing.Also will flow to column drive circuit 22 from the D.C. voltage 29 of voltage source 26.In the present embodiment, voltage source 26 provided D.C. voltage 29 is the form of one or more discrete D.C. voltage levels.
Fig. 2 is the block diagram that is shown in further detail column drive circuit 22.Column drive circuit 22 comprises the selector switch control module 90 that is coupled to timing and control circuits 21, and it is used for from timing and control circuits 21 received timing pulses 27.
Column drive circuit 22 also comprises n selector switch 92, and each is used for n column wire 16 each.Each selector switch 92 all is coupled with selector switch control module 90.
Column drive circuit 22 also comprises n output buffer 82, each corresponding output buffer 82 and corresponding selector switch 92 and each corresponding common column conductor 16 couplings.
Column drive circuit 22 also comprises resistance-type digital to analog converter (R-DAC) 91, and itself and voltage source 26 are coupled, and is used for receiving D.C. voltages 29 from voltage source 26.Common bus 93 through comprising N bar line is coupled to each selector switch 92 with R-DAC 91, and wherein, a line is used for each of N voltage level, and corresponding in N the gray level is provided.
When operation, R-DAC 91 conversion D.C. voltages 29, and provide N voltage level to all selector switchs 92, each voltage level is on every homologous lines of bus 93.For each selector switch 92, which of N voltage level be the vision signal 25 that selector switch control module 90 indicates corresponding selector switch 92 bases to receive to respective column lead 16 under the timing controlled of timing pip 27 select respectively.Selected voltage level is selected device 92 and selects, and is input in the respective buffer 82, output from then on, and the corresponding ODC drive voltage level 23 of conduct imposes on column wire 16.
Except that describing below; Other details of liquid crystal indicator are such as any conventional active matrix liquid crystal display apparatus that utilizes the ODC mechanism drives; And with US5, the liquid crystal indicator that discloses in 495,265 is identical in this specific embodiment; Operate identically, the content of this patent is drawn for referencial use at this.Replacedly, some or all of details also and/or alternatively can with US5, the liquid crystal indicator that discloses in 130,829 is identical, the content of this patent is drawn for referencial use at this.
Video processing circuits 24, voltage source 26 and column drive circuit are suitable for carrying out the ODC driving mechanism that comprises that the spatial domain is inserted.
In the method, in each frame, utilizing before the ODC drive voltage level drives, with pixel drive to predetermined level.Predetermined level can be and dark attitude, i.e. " black " corresponding level.In addition, in a certain given frame, utilizing before their corresponding ODC drive voltage level drive, with all pixel drive to predetermined level.Thus; For each pixel with for every frame; Required ODC voltage level the two-dimensional matrix of prior art ODC system promptly no longer occurs always based on identical starting point, and the data voltage that in prior art ODC system, will obtain depends on the voltage level of pixel in the former frame.
In principle, so just do not need frame buffer and the traditional ODC question blank with two-dimensional matrix of given data voltage, this given data voltage will compare with the buffer voltagc level from former frame.
But, compare with traditional ODC form of device, this method need adopt the different voltages with different driving mechanism really, so voltage source 26 must correspondingly be suitable for providing required voltage.Traditional ODC drives need provide additional voltage level usually, is transformed into perhaps near required threshold voltage V in traditional ODC configuration thereby deal with to overdrive ThAnd/or saturation voltage V Sat, V ThAnd V SatOutside voltage.
In addition, in traditional ODC configuration, some voltage level of ODC need not take place.The different reasons of these auxiliary voltage level will be attempted through using blanking (blanking) stage to avoid, because required ODC voltage level is always based on identical starting point, thereby not comprise these changes.
Drive with the spatial domain with respect to the ODC voltage level and to drive the stage with backlight lightening with close.
The applicant has proposed said method, but also not open.As stated, this method requires the video data of specific format at the display interface device place, comprise the empty frame that inserts between the video frame content, provides from the black driving mechanism and overdrives.
The present invention is based on such understanding, need provide that a kind of video data is the ODC method of conventional form at the display interface device place, particularly need not introduce the form of additional black (or other fixing outputs) frame.Can not always specify the video data format at display interface place and introduce black frame.
Can comprise change-over circuit, convert conventional video to be inserted with black frame video in inside.But, this method is introducing the whole frame memory RAM again, and is cost with interrelated logic circuit component that video data this locality converts required form to.
RAM and EPROM have represented the pith in the cost of driver IC, and all hope to reduce these needs all the time.
The present invention provides a kind of method of processing video data, according to the mode (comprise and introduce black frame) that can data value this locality be converted to the value that is suitable for driving any required mechanism of overdriving, and according to the mode that need not the whole frame storer.
Display is defined as to have a N capable, this display is divided into several portions S, and about N/S that each part comprises equal number substantially is capable.But, be the most basic situation during S=1.
Obtain the pixel clock that strictness basically is 2 multiple according to following mode at interface, and adjustment row addressing order and sequential.According to during each frame of video with the mode of twice of each Pixel addressing to each part addressing successively-once utilize " sky " data, once be used to video data from partial frame impact damper RAM.
Partial frame impact damper RAM is configured such that the oldest data of the total replacement of up-to-date data; Promptly use " coiling " RAM, wherein data are filled RAM from the top to the bottom, as long as whole RAM is write; Just begin to handle the data before rewriteeing once more from the top.When according to a kind of ad hoc fashion regularly the time, this method needs the part of whole frame impact damper RAM.This part (for example is essentially
Figure GSB00000290176300081
;
Figure GSB00000290176300082
has some surplus, with the potential conflict of avoiding simultaneously identical ram location being read and being write).
The most basic a kind of embodiment of this method will be described with reference to Fig. 1.
Fig. 1 representes partial RAM 30, and this partial RAM 30 is used to store field data (perhaps slightly more than the field data) in this most basic embodiment.Implement these as wound form RAM and buffer structure.Timing and control circuits 21 uses this partial RAM 30 to give column drive circuit 22 with data delivery, and column drive circuit 22 uses these data to realize the mechanism of overdriving.RAM 30 can be the part of timing and control circuits, perhaps can be in its outside.
(doubler) is expressed as 34 with the clock doubler, and its reception is transferred the data clock to the conventional video data 36 of Video processing parts 24.Timing and control circuits 21 uses the clock after doubling to control the mechanism of overdriving.
The speed that arrives the normal speed twice of interface with video data is carried out addressing to the row of display, and in inside pixel clock is doubled in fact for this reason.
During half frame of video, utilize " sky " data that display is carried out addressing.During the 2nd half frame of video, use to be stored in the video data among the frame RAM 30.When the data in using RAM begin to scan for the second time, use and the corresponding data of the 1st row, immediately it is rewritten among the RAM 30 then.But, owing to read from RAM with the speed of the speed twice of data arrives interface 36 basically,, when RAM need be read, also present the required data of addressed display even only store the half the of whole frame data.
In Fig. 3, more clearly express this principle.
During each frame of video, with normal frame speed receiving video data, and line 40 representes to be used for the 1st reception to the capable data of N equably on frame time.During half frame of video, receive the first half video data of row (H1), and with pixel drive to empty (for example black) value.Line 41 expressions utilize the time of empty data addressing different rows.
When beginning during the 2nd half frame of video, based on the data of storing among the RAM with data addressing first line data.The data instant that is used for first row is afterwards lost from RAM.Shadow region 42 its video datas of expression are stored the row among the RAM in preset time.
Video rate with twice uses data to continue display is carried out addressing, and line 44 expressions are with the time of video data addressing different rows.Get into RAM followed by video data display is carried out addressing, thereby have only the video data that just before address scan 44 reaches last column, just can obtain being used for last column (N is capable).
With respect to the video data that gets at interface, there is skew slightly in time in reading scan.This is the conflict that causes for fear of simultaneously the same position among the RAM being read and write.This skew is feasible, because RAM is a bit larger tham the half the of whole frame impact damper RAM.
Therefore, utilize the mechanism of overdriving that display is carried out the used data of addressing, can be processed, obtain required drive level, and can between the required motivation value of normal video data stream and over-driving method, change.
Can further reduce the size (S=2) of RAM through display being divided into two equal parts.This just causes RAM to be used to 1/4th of frame data, and driving mechanism has four-stage.
As shown in Figure 4, during first 1/4th frame of video, be " sky " with the first half of display (the 1st to N/2 is capable) addressing, shown in curve 41.During second 1/4th frame of video, once more the first half of display is carried out addressing, this utilizes shown in the curve 44 video data from RAM.
When the 1st row of addressed display, will be used for the data rewrite of the 1st row of first 1/4th frame of video through the 1st capable data that are used for second 1/4th frame of video.But, read from RAM from the speed of the speed of interface entering, display is carried out the required data of addressing thereby always comprise in the data that had among the display RAM this moment to double data.
Carry out same treatment to the latter half of display then.As a result, 1/4th (the having certain additional margin) that only need whole frame impact damper RAM at any one constantly.
This method that will go part can realize through a plurality of row driver circuits are connected timing and control circuits individually, thereby can control respectively them.Traditionally, big display board uses a plurality of line driver IC.
In Fig. 4, use same reference numerals represent with Fig. 3 in identical data processing.Clock circuit 34 among Fig. 1 is used for clock frequency multiply by 2 once more, and RAM 30 is used for slightly more than 1/4th of frame data.The function of this embodiment follow with reference to the said identical principle of Fig. 3.
Can find out that driving stage this moment is discontinuous, and comprises a plurality of subs.Therefore, the driving stage 41 comprises the sub that two times separate, and the driving stage 44 also comprises the sub that two times separate.During a pair of relevant sub, half of video data read in the partial frame storer, read then.
Usually, the partial frame storer needs the capacity of the part of whole frame video data, and wherein, this part is substantially equal to 1/ (2N), and N is the quantity of sub.The size of frame memory is 1/4 so in this example.
As another example, can display be divided into three basic parts that equate, in this case, only need 1/6 (the adding surplus) of whole frame impact damper RAM during operation.Still make the inner scanning time migration, avoiding read-write operation simultaneously, and once more clock frequency multiply by 2.
Express sequential chart among Fig. 5, also have same reference numerals and adopt same principle.In the stage of three separation, carry out data scanning.
Above-mentioned example is through providing time lag to avoid potential RAM read/write collision between reading video data and the beginning first empty scanning, and this needs little amount of additional memory.Can also solve this conflict according to other modes.
For example, can obtain two clocks by the pixel clock of interface, one than accurate 2 times fast, another than accurate 2 times slow.So just can avoid the RAM read/write collision, and need not
Figure GSB00000290176300101
that RAM is a bit larger tham the whole frame impact damper
To this basic scenario of S=1, Fig. 6 expresses principle.The speed that empty scanning 41 oblique lines rise is higher than the speed that data scanning 44 oblique lines rise, thereby can begin data scanning 44 early than the center section of frame of video, data is being write RAM and is always having surplus between the RAM sense data guaranteeing.Introduce lagging behind once more, but do not need annex memory.
Above-mentioned mechanism makes it possible to the mechanism of overdriving and so-called " black insertion " are applied to moving image together, to reduce motion blur.This can realize through a part of using complete frame buffer RAM, meanwhile, preserves traditional video data format at the display interface place.
Can also partial RAM be applied to other functions.For example, through using the available RAM low-power self-refresh part display mode can be according to the part of traditional approach driving display (do not overdrive and do not have " black insertion ").
Provide some embodiment above, can reduce required memory span to some extent.Obviously, can display be divided into a large amount of parts in theory, cause the demand of RAM littler.Yet actual was limited in liquid crystal pixel before next " video " level of utilization carries out addressing, needed the limited time just can be stabilized in " sky " level.
In order to carry out best contrast, scanning backlight uses with these display driver mechanism together.
The circuit that the frequency of interface pixel clock is double does not need must be with pixel clock as input.For example, owing to hope that pixel clock is fixed in application, the self-operating oscillator that can use proper frequency is as inner read clock (can pass through calibration and temperature compensation).How many surpluses are acceptable frequency shift amount be provided with in will depending in system.
Can control backlight according to multitude of different ways.Preferably backlight with scan mode operation.For this reason, with the several portions of being arranged to backlight, each part and a plurality of contiguous pixels are capable corresponding, and the back light part that only drives in preset time is divided into and the capable corresponding backlight part of residing this group contiguous pixels of selected row.
Thereby can close backlight in empty scan period, only during data scanning, open backlight.In addition, only after the initial setting cycle after data are imposed on pixel with backlight open, be in or illumination just be provided during near required output rank thereby have only when pixel.
This method drives ODC and is divided into effectively backlight 28 phase one of closing and subordinate phase that will 28 unlatchings backlight.This method can improve the contrast of display, because display image light level just during the starting stage of malleable only in more stable or correct the latter half but not more.In addition, also be utilized in and close backlight 28 during the sky drive cycle and improve contrast.
Hope can be switched between ODC pattern and non-ODC pattern in given panel.Be particularly suitable for this function being provided with reference to Fig. 1 and 7 described next embodiment below according to a kind of effective and efficient manner.
The active matrix liquid crystal display apparatus of present embodiment is as shown in fig. 1 once more, but some details of column driver circuit 22 is the column driver circuit 22 that is different from first embodiment in the present embodiment.Fig. 7 is the block diagram of the column driver circuit 22 of expression present embodiment.The column driver circuit 22 of present embodiment comprises with lower component; It also is the parts in the column driver circuit 22 of first embodiment shown in Fig. 2, and will represent with same reference numerals: selector switch control module 90, a n selector switch 92, a n output buffer 82 and resistance-type digital to analog converter (R-DAC) 91.Except that below point out, these parts according to Fig. 2 example in identical mode be coupled and be coupled to other parts of active matrix liquid crystal display apparatus.
The column driver circuit 22 of present embodiment further comprises question blank (LUT) 112 and N/X (N-of-X) selector switch 110, and the two all is coupled with selector switch control module 90.N/X selector switch 110 is also through bus 93 and selector switch 92 couplings, and the particular segment of the bus 93 through in Fig. 7, being expressed as bus 93a is coupled with R-DAC 91.
In the present embodiment, comprise X level, wherein X＞N through R-DAC 91 from the D.C. voltage 29 that voltage source 26 receives.In operation, under the control of selector switch control module 90, N/X selector switch 110 is selected one group of N voltage level from an available X voltage level, and is transferred to selector switch.Therefore, in the present embodiment, can adopt the multiple various combination of N voltage.Thereby, for example, can adopt the various combination of N voltage, so that carry out temperature compensation and/or be used between ODC pattern and non-ODC pattern, switching.Therefore; In the present embodiment, a kind of like this design flexibility is provided, wherein; The selector switch control module comprises the programmable circuit that comprises LUT 112, and LUT 112 is programmed with through reading the combination that required combinations of values is selected N voltage level from LUT 112.A kind of configuration flexibly so just is provided, has can be used for providing the common design that is applied to a plurality of different liquid crystal, thereby read appropriate voltage level for given type panel from LUT.
But; In other embodiments, can according to not so flexible way the various combination of voltage level is provided, do not relate to LUT; For example through make predetermined fixedly install available, like this can be for example easily as the Fixed Design of the liquid crystal panel of given type.
Therefore, but the column driver circuit shown in Fig. 7 provides the combination of at least two Dynamic Selection of N gray scale levels voltage, and one is used for the ODC pattern, and one is used for non-ODC pattern.Other selectable combinations can be provided as required, for example, compare the combination that is used for reflective-mode with the transmission mode of display operation.In other embodiments, but can realize providing the additive method of two or more Dynamic Selection combinations of gray scale levels voltage, for example, the optional fixed combination of voltage, optional able to programme and fixed combination, or the like.
But the advantage of the combination of the Dynamic Selection of these gray scale levels is, can column driver circuit 22 be applied in the multiple different panels, and can programme to gray-scale voltage according to the concrete panel that will use in any concrete situation.In addition, in a product design, can comprise its dependent variable, the use of for example temperature compensation, different frame rates etc.
In the embodiment shown in Fig. 7 and Fig. 2, (row) impact damper 82 is connected the back of (1/N (1-of-N)) selector switch 92.It is called " every column buffer " structure, and is applied to big panel usually.In other embodiments; Particularly but non-exclusively for littler panel, can adopt a kind of so-called " each gray level impact damper " structure in addition, wherein; Impact damper is connected one of them front of N selector switch, and promptly all row are shared an impact damper (perhaps pool of buffer device).
In each the foregoing description, can be according to realizing the temperature compensation that ODC drives with the identical mode of traditional ODC drive arrangements, promptly according to temperature, given voltage data level needs different ODC drive voltage level values.Compare with traditional ODC configuration, the present invention has simplified this processing, because in general the data of much less are carried out temperature compensation.
Can use question blank to realize selector switch control module 90.Generally hope the ability that question blank provides can provide different gamma curves.So just make that different frame rates becomes possibility, and temperature compensation can be provided.Therefore, overdrive,, also need a plurality of gamma curves even begin from black for temperature compensation.The different panels design also needs different gamma curves.Use has than the resistance-type DAC of the more tap of gray level (tap) and is a kind of method that this function is provided in order to the LUT that selects voltage tap.
Be used for inputting video data (with first rate) is write the device of part frame memory and from the device of partial frame storer (with second speed) sense data; Comprise standard memory access hardware/software, and will be well-known to those skilled in the art to the multiple possible embodiment of storer and access control.
Various modifications are well-known to those skilled in the art.

Claims (14)

1. active matrix display devices comprises:
A plurality of pixels (12);
Driving circuit (20; 22); Be arranged in during the phase one with the predetermined drive voltages level, during subordinate phase, drive each pixel by the drive voltage level of overdriving subsequently, phase one and subordinate phase comprise the sub that a plurality of times are separated from each other respectively;
Partial frame storer (30), a part that is used to store the pixel data that is used to show;
Inputting video data is write the device in the part frame memory (30) with first rate;
To read the device of data from the partial frame storer greater than second speed of first rate; And
Treating apparatus is handled the data of reading from the partial frame storer, so that draw the drive voltage level of overdriving.
2. active matrix display devices as claimed in claim 1, wherein, said first rate comprises the data rate of inputting video data.
3. according to claim 1 or claim 2 active matrix display devices wherein, reads in inputting video data in the partial frame storer (30) continuously, and during the time cycle as a video frame period part, reads data from the partial frame storer.
4. active matrix display devices as claimed in claim 3 wherein, is read data from the partial frame storer during second pixel drive phase.
5. active matrix display devices as claimed in claim 3; Wherein, The capacity that said partial frame storer (30) has is the part of whole frame video data, and wherein this part is substantially equal to 1/ (2N), and N is the quantity of the included sub of first and second stages difference.
6. active matrix display devices as claimed in claim 1; Wherein, The said device of reading data from the partial frame storer with second speed comprises: clock multiplication circuit (34), it is used for the doubling frequency with the clock signal under the data rate of inputting video data.
7. active matrix display devices as claimed in claim 1; Wherein, The predetermined drive voltages level that is used for each pixel is identical, and the drive voltage level of overdriving that is used for each pixel comprises and the overdrive corrected voltage level that is used for corresponding each respective pixel of data-signal of respective pixel.
8. active matrix display devices as claimed in claim 1; Further comprise (28) backlight and backlight control circuit; Wherein, Backlight control circuit is arranged to utilize the predetermined drive voltages level or utilize overdrive drive voltage level driving pixels or some pixel according to driving circuit, backlight switching to opened or closed.
9. active matrix display devices as claimed in claim 8, wherein, said (28) backlight comprise segmented backlight, and wherein under scanning operation mode, drive backlight.
10. a driving comprises the method for the active matrix liquid crystal display apparatus of a plurality of pixels, comprising:
During the phase one: utilize the predetermined drive voltages level to drive each pixel, and will arrive from the data storage of video input in the partial frame storer (30) with first rate;
During subordinate phase: continuing will be from the data storage of video input in the partial frame storer with first rate; Second speed with greater than first rate is read data from the partial frame storer; The data that processing is read from the partial frame storer are to obtain the drive voltage level of overdriving; And use the drive voltage level of overdriving to drive each pixel
Wherein, phase one and subordinate phase comprise the sub that a plurality of times are separated from each other respectively.
11. method as claimed in claim 10, wherein, said first rate comprises the data rate of inputting video data.
12., wherein, inputting video data is read in the partial frame storer (30) continuously in first and second stages like claim 10 or 11 described methods.
13. method as claimed in claim 10, wherein, the capacity that said partial frame storer has is the part of whole frame video data, and wherein this part is substantially equal to 1/ (2N), and N is the quantity of the included sub of first and second stages difference.
14., further comprise with the driving sequential of pixel column and synchronously control segmented backlight (28) according to scanning operation mode like claim 10 or 13 described methods.
CN2006800419625A 2005-11-10 2006-10-30 Display device and driving method thereof Active CN101305411B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP05110604.5 2005-11-10
EP05110604 2005-11-10
PCT/IB2006/054012 WO2007054854A1 (en) 2005-11-10 2006-10-30 Display device and driving method therefor

Publications (2)

Publication Number Publication Date
CN101305411A CN101305411A (en) 2008-11-12
CN101305411B true CN101305411B (en) 2012-08-08

Family

ID=37758834

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006800419625A Active CN101305411B (en) 2005-11-10 2006-10-30 Display device and driving method thereof

Country Status (5)

Country Link
US (1) US8223138B2 (en)
EP (1) EP1949360B1 (en)
JP (1) JP5475993B2 (en)
CN (1) CN101305411B (en)
WO (1) WO2007054854A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101386569B1 (en) * 2007-07-13 2014-04-18 엘지디스플레이 주식회사 Apparatus and method for improving response speed of liquid crystal display
DE112010005418B4 (en) * 2010-03-25 2019-07-11 Nokia Technologies Oy Apparatus, display module and method for adaptably inserting a dummy frame
US9886899B2 (en) * 2011-05-17 2018-02-06 Ignis Innovation Inc. Pixel Circuits for AMOLED displays
US9736466B2 (en) 2011-05-27 2017-08-15 Zspace, Inc. Optimizing stereo video display
CN105679228B (en) * 2016-04-13 2019-05-31 上海珏芯光电科技有限公司 Active matrix visual display unit, driving circuit and driving method
CN106782274A (en) * 2017-01-17 2017-05-31 京东方科技集团股份有限公司 A kind of display device and its driving method
CN106920531B (en) * 2017-05-12 2019-07-05 京东方科技集团股份有限公司 Display device and its driving method
US10770023B2 (en) 2018-05-29 2020-09-08 Synaptics Incorporated Dynamic overdrive for liquid crystal displays
US10762866B2 (en) 2018-08-30 2020-09-01 Synaptics Incorporated Display rescan
CN110706665B (en) * 2019-09-12 2020-11-03 深圳市华星光电技术有限公司 Driving method of liquid crystal panel

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1374636A (en) * 2001-03-12 2002-10-16 汤姆森特许公司 Frame rate multiplier for liquid crystal display device
US20030006948A1 (en) * 2001-07-09 2003-01-09 Hyeon-Ho Son Liquid crystal display device and driving method for the same
EP1489590A1 (en) * 2002-03-28 2004-12-22 Matsushita Electric Industries Co., Ltd. Liquid crystal display device
US20050078069A1 (en) * 2003-10-10 2005-04-14 Hideki Aiba Image display unit

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3869195A (en) * 1973-07-02 1975-03-04 Itek Corp Liquid crystal display containing segmented source of back-lighting
GB2245741A (en) * 1990-06-27 1992-01-08 Philips Electronic Associated Active matrix liquid crystal devices
NL9002516A (en) 1990-11-19 1992-06-16 Philips Nv DISPLAY DEVICE AND METHOD OF MANUFACTURE THEREOF.
JPH08500915A (en) * 1993-06-30 1996-01-30 フィリップス エレクトロニクス ネムローゼ フェン ノートシャップ Matrix display system and method of operating such a system
US6014126A (en) * 1994-09-19 2000-01-11 Sharp Kabushiki Kaisha Electronic equipment and liquid crystal display
JP3527193B2 (en) * 2000-10-13 2004-05-17 Ｎｅｃエレクトロニクス株式会社 Liquid crystal display device and computer
JP2002149132A (en) 2000-11-13 2002-05-24 Mitsubishi Electric Corp Liquid crystal display device
JP2004004659A (en) * 2002-03-28 2004-01-08 Matsushita Electric Ind Co Ltd Liquid crystal display
US20040012551A1 (en) 2002-07-16 2004-01-22 Takatoshi Ishii Adaptive overdrive and backlight control for TFT LCD pixel accelerator
CN1672188A (en) 2002-07-29 2005-09-21 皇家飞利浦电子股份有限公司 Method and circuit for driving a liquid crystal display
US7196687B2 (en) * 2002-11-05 2007-03-27 3M Innovative Properties Company Swept illumination to reduce LCD lag in front and rear projection displays
JP3954979B2 (en) * 2003-03-25 2007-08-08 三洋電機株式会社 Projection-type image display device, light deflection device in projection-type image display device, and direct-view-type image display device
US20050052394A1 (en) * 2003-08-19 2005-03-10 Waterman John Karl Liquid crystal display driver circuit with optimized frame buffering and method therefore
JP4367100B2 (en) * 2003-11-18 2009-11-18 日本ビクター株式会社 Image display device
JP2005117529A (en) * 2003-10-10 2005-04-28 Victor Co Of Japan Ltd Image display device
JP4431951B2 (en) * 2003-11-05 2010-03-17 株式会社 日立ディスプレイズ Display device
KR100582204B1 (en) * 2003-12-30 2006-05-23 엘지.필립스 엘시디 주식회사 Memory driving method and apparatus of liquid crystal display device
JP2005309326A (en) 2004-04-26 2005-11-04 Victor Co Of Japan Ltd Liquid crystal display device
JP2006010742A (en) * 2004-06-22 2006-01-12 Sony Corp Matrix type display device and its driving method
JP2006243185A (en) * 2005-03-01 2006-09-14 Sharp Corp Liquid crystal display apparatus suitable for displaying moving image

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1374636A (en) * 2001-03-12 2002-10-16 汤姆森特许公司 Frame rate multiplier for liquid crystal display device
US20030006948A1 (en) * 2001-07-09 2003-01-09 Hyeon-Ho Son Liquid crystal display device and driving method for the same
EP1489590A1 (en) * 2002-03-28 2004-12-22 Matsushita Electric Industries Co., Ltd. Liquid crystal display device
US20050078069A1 (en) * 2003-10-10 2005-04-14 Hideki Aiba Image display unit

Also Published As

Publication number Publication date
JP2009516210A (en) 2009-04-16
WO2007054854A1 (en) 2007-05-18
US8223138B2 (en) 2012-07-17
US20090046104A1 (en) 2009-02-19
JP5475993B2 (en) 2014-04-16
EP1949360A1 (en) 2008-07-30
EP1949360B1 (en) 2013-02-20
CN101305411A (en) 2008-11-12

Similar Documents

Publication Publication Date Title
CN101305411B (en) Display device and driving method thereof
KR102001890B1 (en) Liquid crystal display device
US5844535A (en) Liquid crystal display in which each pixel is selected by the combination of first and second address lines
JP4786996B2 (en) Display device
CN113129828B (en) Display device and driving method thereof
JP4739343B2 (en) Display device, display method, display monitor, and television receiver
CN100397444C (en) Image display apparatus having plurality of pixels arranged in rows and columns
US7499056B2 (en) Display device and display control circuit
US20040155848A1 (en) Device for driving a display apparatus
KR20050002428A (en) Liquid Crystal Display Device and Method of Driving The Same
KR20170079997A (en) Gate driver and display device including the same
JP2012103664A (en) Liquid crystal display device, and drive method for liquid crystal display device
CN101281714A (en) Display device
KR20020086101A (en) Liquid crystal display device, and driving apparatus thereof
CN107068108B (en) Display panel driving method and device and display device
JP2008533519A (en) Backlit LCD display device and driving method thereof
US7358952B2 (en) Display device for displaying a plurality of images on one screen
US20060187176A1 (en) Display panels and display devices using the same
KR20160092607A (en) Shift resistor and Liquid crystal display device using the same
US8519988B2 (en) Display device and drive control device thereof, scan signal line driving method, and drive circuit
KR100627995B1 (en) Matrix display device adapted to display video signals from different video standards
JP2007521520A (en) Display device and driving method
JP3773206B2 (en) Liquid crystal display device, driving method thereof, and scanning line driving circuit
JP2014164099A (en) Display panel drive circuit and electronic apparatus
WO2007010482A2 (en) Display devices and driving method therefor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: QIMEI ELECTRONIC CO LTD

Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Effective date: 20120516

C41 Transfer of patent application or patent right or utility model
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: Taiwan, China Hsinchu science and Technology Industrial Park, Miaoli County, Southern Town, science Road, No. 160

Applicant after: CHI MEI OPTOELECTRONICS CORP.

Address before: Tainan County, Taiwan, China

Applicant before: CHI MEI OPTOELECTRONICS CORP.

COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; TO: TAIWAN, CHINA

TA01 Transfer of patent application right

Effective date of registration: 20120516

Address after: Tainan County, Taiwan, China

Applicant after: CHI MEI OPTOELECTRONICS CORP.

Address before: Holland Ian Deho Finn

Applicant before: Koninklijke Philips Electronics N.V.

C14 Grant of patent or utility model
GR01 Patent grant