CN101197332A - How to make pixel structure - Google Patents
How to make pixel structure Download PDFInfo
- Publication number
- CN101197332A CN101197332A CNA2007103053142A CN200710305314A CN101197332A CN 101197332 A CN101197332 A CN 101197332A CN A2007103053142 A CNA2007103053142 A CN A2007103053142A CN 200710305314 A CN200710305314 A CN 200710305314A CN 101197332 A CN101197332 A CN 101197332A
- Authority
- CN
- China
- Prior art keywords
- layer
- photoresist
- electrode
- pixel structure
- protective layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims abstract description 113
- 238000004519 manufacturing process Methods 0.000 claims abstract description 51
- 239000010409 thin film Substances 0.000 claims abstract description 39
- 239000000758 substrate Substances 0.000 claims abstract description 24
- 239000010410 layer Substances 0.000 claims description 285
- 229920002120 photoresistant polymer Polymers 0.000 claims description 132
- 239000011241 protective layer Substances 0.000 claims description 71
- 239000007772 electrode material Substances 0.000 claims description 39
- 239000004065 semiconductor Substances 0.000 claims description 21
- 238000000059 patterning Methods 0.000 claims description 16
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 5
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 239000012212 insulator Substances 0.000 claims 9
- 238000002161 passivation Methods 0.000 abstract description 13
- 238000005530 etching Methods 0.000 description 13
- 238000010586 diagram Methods 0.000 description 10
- 239000000463 material Substances 0.000 description 8
- 239000004973 liquid crystal related substance Substances 0.000 description 5
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005401 electroluminescence Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- NJWNEWQMQCGRDO-UHFFFAOYSA-N indium zinc Chemical compound [Zn].[In] NJWNEWQMQCGRDO-UHFFFAOYSA-N 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000007779 soft material Substances 0.000 description 1
- 238000007736 thin film deposition technique Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Landscapes
- Thin Film Transistor (AREA)
Abstract
Description
技术领域technical field
本发明涉及一种像素结构的制作方法,且特别涉及一种使用激光剥离工艺(laser ablation process)来制作保护层的像素结构的制作方法。The present invention relates to a method for manufacturing a pixel structure, and in particular to a method for manufacturing a pixel structure using a laser ablation process (laser ablation process) to make a protective layer.
背景技术Background technique
显示器为人与信息的沟通界面,目前以平面显示器为主要发展的趋势。平面显示器主要有以下几种:有机电激发光显示器(organicelectroluminescence display)、等离子体显示器(plasma display panel)以及薄膜晶体管液晶显示器等(thin film transistor liquid crystal display)。其中,又以薄膜晶体管液晶显示器的应用最为广泛。一般而言,薄膜晶体管液晶显示器主要由薄膜晶体管阵列基板(thin film transistor array substrate)、彩色滤光阵列基板(color filter substrate)和液晶层(liquid crystal layer)所构成。其中,薄膜晶体管阵列基板包括多条扫描线(scan lines)、多条数据线(data lines)以及多个阵列排列的像素结构(pixel unit),且各个像素结构分别与对应的扫描线及数据线电性连接。A display is a communication interface between people and information, and flat-panel displays are currently the main development trend. There are mainly the following types of flat panel displays: organic electroluminescence display, plasma display panel, and thin film transistor liquid crystal display. Among them, thin film transistor liquid crystal display is the most widely used. Generally speaking, a thin film transistor liquid crystal display is mainly composed of a thin film transistor array substrate, a color filter array substrate and a liquid crystal layer. Wherein, the thin film transistor array substrate includes a plurality of scan lines (scan lines), a plurality of data lines (data lines) and a plurality of pixel structures (pixel units) arranged in an array, and each pixel structure is respectively connected to the corresponding scan lines and data lines. electrical connection.
图1A~图1G为公知像素结构的制造流程图。首先,请参照图1A,提供基板10,并通过第一道光掩模工艺于基板10上形成栅极20。接着,请参照图1B,在基板10上形成栅极绝缘层30以覆盖住栅极20。然后,请参照图1C,通过第二道光掩模工艺于栅极绝缘层30上形成位于栅极20上方的沟道层40。一般而言,沟道层40的材质为非晶硅(amorphous silicon)。之后,请参照图1D,通过第三道光掩模工艺于沟道层40的部分区域以及栅极绝缘层30的部分区域上形成源极50以及漏极60。由图1D可知,源极50与漏极60分别由沟道层40的两侧延伸至栅极绝缘层30上,并将沟道层40的部分区域暴露。接着,请参照图1E,于基板10上形成保护层70以覆盖栅极绝缘层30、沟道层40、源极50以及漏极60。然后,请参照图1F,通过第四道光掩模工艺将保护层70图案化,以于保护层70中形成接触孔H。由图1F可知,保护层70中的接触孔H会将漏极60的部分区暴露。之后,请参照图1G,通过第五道光掩模工艺于保护层70上形成像素电极80,由图1G可知,像素电极80会透过接触孔H与漏极60电性连接。在像素电极80制作完成之后,便完成了像素结构90的制作。1A to 1G are flowcharts of manufacturing a known pixel structure. First, please refer to FIG. 1A , a
承上述,公知的像素结构90主要是通过五道光掩模工艺来进行制作,换言之,像素结构90需采用五个具有不同图案的光掩模(mask)来进行制作。由于光掩模的造价十分昂贵,且每道光掩模工艺均须使用到具有不同图案的光掩模,因此,若无法缩减光掩模工艺的数目,像素结构90的制造成本将无法降低。Based on the above, the known pixel structure 90 is mainly fabricated through five photomask processes. In other words, the pixel structure 90 needs to be fabricated using five photomasks with different patterns. Since photomasks are very expensive, and each photomask process needs to use a photomask with different patterns, if the number of photomask processes cannot be reduced, the manufacturing cost of the pixel structure 90 will not be reduced.
此外,随着薄膜晶体管液晶显示面板的尺寸日益增加,用来制作薄膜晶体管阵列基板的光掩模尺寸也会随之增加,而大尺寸的光掩模在造价上将更为昂贵,使得像素结构90的制造成本无法有效地降低。In addition, as the size of thin film transistor liquid crystal display panels increases, the size of the photomask used to make the thin film transistor array substrate will also increase accordingly, and the large size photomask will be more expensive in cost, making the pixel structure The manufacturing cost of 90 cannot be effectively reduced.
发明内容Contents of the invention
本发明涉及一种像素结构的制作方法,其适于降低制作成本。The invention relates to a manufacturing method of a pixel structure, which is suitable for reducing the manufacturing cost.
为具体描述本发明的内容,在此提出一种像素结构的制作方法,其先提供基板,并形成第一导电层于基板上,接着提供第一遮罩于第一导电层上方,且第一遮罩暴露出部分的第一导电层。使用激光经过第一遮罩照射第一导电层,以移除第一遮罩所暴露的部分第一导电层,而形成栅极。之后,形成栅极绝缘层于基板上,以覆盖栅极。接着,同时形成沟道层、源极以及漏极于栅极上方的栅极绝缘层上,其中源极与漏极配置于沟道层的部分区域,且栅极、沟道层、源极以及漏极构成薄膜晶体管。然后,形成图案化保护层于薄膜晶体管之上,图案化保护层暴露出部分漏极。接着,形成电性连接漏极的像素电极。In order to specifically describe the content of the present invention, a method for manufacturing a pixel structure is proposed here, which firstly provides a substrate, and forms a first conductive layer on the substrate, then provides a first mask on the first conductive layer, and the first The mask exposes part of the first conductive layer. A laser is used to irradiate the first conductive layer through the first mask to remove a part of the first conductive layer exposed by the first mask to form a gate. After that, a gate insulating layer is formed on the substrate to cover the gate. Then, simultaneously form a channel layer, a source electrode and a drain electrode on the gate insulating layer above the gate, wherein the source electrode and the drain electrode are configured in a part of the channel layer, and the gate electrode, the channel layer, the source electrode and the The drain constitutes a thin film transistor. Then, a patterned protective layer is formed on the thin film transistor, and the patterned protective layer exposes a part of the drain. Next, a pixel electrode electrically connected to the drain is formed.
在本发明的像素结构制作方法中,同时形成沟道层、源极以及漏极的方法例如为先形成半导体层于栅极绝缘层上,接着,形成第二导电层于半导体层上。继之,形成光致抗蚀剂层于栅极上方的第二导电层上,其中光致抗蚀剂层可分为第一光致抗蚀剂区块与位于第一区块两侧的第二光致抗蚀剂区块,且第一光致抗蚀剂区块的厚度小于第二光致抗蚀剂区块的厚度。接着,以光致抗蚀剂层为掩模对第二导电层与半导体层进行第一蚀刻工艺。然后,减少光致抗蚀剂层的厚度,直到第一光致抗蚀剂区块被完全移除。最后,以剩余的第二光致抗蚀剂区块为掩模对第二导电层进行第二蚀刻工艺,以使剩余的第二导电层构成源极与漏极,而剩余的半导体层构成沟道层。在其他实施例中,沟道层、源极与漏极的制作方法还包括先在形成半导体层之后,形成欧姆接触层于半导体层表面。接着,经过第一蚀刻工艺与第二蚀刻工艺,移除对应于第二光致抗蚀剂区块之外的欧姆接触层。上述的减少光致抗蚀剂层厚度的方法包括进行灰化(ashing)工艺。In the manufacturing method of the pixel structure of the present invention, the method of simultaneously forming the channel layer, the source electrode and the drain electrode is, for example, firstly forming a semiconductor layer on the gate insulating layer, and then forming a second conductive layer on the semiconductor layer. Then, a photoresist layer is formed on the second conductive layer above the grid, wherein the photoresist layer can be divided into a first photoresist block and a second block located on both sides of the first block. Two photoresist blocks, and the thickness of the first photoresist block is smaller than the thickness of the second photoresist block. Next, a first etching process is performed on the second conductive layer and the semiconductor layer by using the photoresist layer as a mask. Then, the thickness of the photoresist layer is reduced until the first photoresist block is completely removed. Finally, a second etching process is performed on the second conductive layer by using the remaining second photoresist block as a mask, so that the remaining second conductive layer forms the source and drain electrodes, and the remaining semiconductor layer forms the trench road layer. In other embodiments, the manufacturing method of the channel layer, the source electrode and the drain electrode further includes forming an ohmic contact layer on the surface of the semiconductor layer after forming the semiconductor layer. Then, through the first etching process and the second etching process, the ohmic contact layer corresponding to the outside of the second photoresist area is removed. The aforementioned method for reducing the thickness of the photoresist layer includes performing an ashing process.
在本发明的像素结构制作方法中,形成图案化保护层的方法,在一个实施例中,例如是在同时形成沟道层、源极以及漏极之后,形成保护层于栅极绝缘层与薄膜晶体管上。接着,再图案化保护层。在另一实施例中,形成图案化保护层的方法例如是在同时形成沟道层、源极以及漏极之后,形成保护层于栅极绝缘层与薄膜晶体管上。接着,再提供第二遮罩于保护层上方,且第二遮罩暴露出部分的保护层。然后,使用激光经过第二遮罩照射保护层,以移除第二遮罩所暴露的部分保护层。在其他实施例中,形成图案化保护层的方法例如是在同时形成沟道层、源极以及漏极之后,形成光致抗蚀剂层于部分漏极上。接着,形成保护层以覆盖栅极绝缘层、薄膜晶体管以及光致抗蚀剂层。之后,移除光致抗蚀剂层,以使光致抗蚀剂层上的保护层一并被移除。在另一实施例中,形成图案化保护层的方法还可以是形成保护层于栅极绝缘层以及剩余的第二光致抗蚀剂区块上。之后,移除剩余的第二光致抗蚀剂区块,以使第二光致抗蚀剂区块上的保护层一并被移除。上述移除光致抗蚀剂层的方法包括掀离工艺。In the manufacturing method of the pixel structure of the present invention, the method of forming a patterned protective layer, in one embodiment, for example, after forming the channel layer, the source electrode and the drain electrode at the same time, forming a protective layer on the gate insulating layer and the thin film on the transistor. Next, the protective layer is patterned again. In another embodiment, the method of forming the patterned passivation layer is, for example, forming a passivation layer on the gate insulating layer and the thin film transistor after simultaneously forming the channel layer, the source electrode and the drain electrode. Then, a second mask is provided on the protective layer, and a part of the protective layer is exposed by the second mask. Then, a laser is used to irradiate the protection layer through the second mask, so as to remove a part of the protection layer exposed by the second mask. In other embodiments, the method of forming the patterned protective layer is, for example, forming a photoresist layer on a part of the drain after simultaneously forming the channel layer, the source and the drain. Next, a protection layer is formed to cover the gate insulating layer, the thin film transistor and the photoresist layer. After that, the photoresist layer is removed, so that the protection layer on the photoresist layer is also removed. In another embodiment, the method of forming the patterned protection layer may also be forming a protection layer on the gate insulating layer and the remaining second photoresist block. After that, the remaining second photoresist block is removed, so that the protection layer on the second photoresist block is also removed. The above-mentioned method for removing the photoresist layer includes a lift-off process.
在本发明的像素结构制作方法中,形成像素电极的方法,在一个实施例中,例如是在形成图案化保护层之后,形成电极材料层于保护层以及薄膜晶体管上。接着,再图案化电极材料层。在另一实施例中,形成像素电极的方法例如是在形成图案化保护层,形成电极材料层于保护层以及薄膜晶体管上。接着,再提供第三遮罩于电极材料层上方,且第三遮罩暴露出部分的电极材料层。然后,再使用激光经过第三遮罩照射电极材料层,以移除遮罩所暴露的部分电极材料层,在其他实施例中,形成像素电极的方法也可以是形成光致抗蚀剂层于图案化保护层上,其中光致抗蚀剂层暴露出部分的漏极。接着,形成电极材料层以覆盖图案化保护层、漏极以及光致抗蚀剂层。然后,移除光致抗蚀剂层以使光致抗蚀剂层上的电极材料层一并被移除。上述的形成电极材料层的方法包括通过溅镀形成铟锡氧化物层或铟锌氧化物层。此外,上述移除光致抗蚀剂层的方法包括掀离工艺。In the manufacturing method of the pixel structure of the present invention, the method of forming the pixel electrode, in one embodiment, is, for example, forming an electrode material layer on the protective layer and the thin film transistor after forming the patterned protective layer. Next, the electrode material layer is patterned. In another embodiment, the method of forming the pixel electrode is, for example, forming a patterned protective layer, forming an electrode material layer on the protective layer and the thin film transistor. Then, a third mask is provided above the electrode material layer, and the third mask exposes a part of the electrode material layer. Then, use a laser to irradiate the electrode material layer through the third mask to remove part of the electrode material layer exposed by the mask. In other embodiments, the method of forming the pixel electrode can also be to form a photoresist layer on the On the patterned protective layer, where the photoresist layer exposes part of the drain. Next, an electrode material layer is formed to cover the patterned protection layer, the drain electrode and the photoresist layer. Then, the photoresist layer is removed so that the electrode material layer on the photoresist layer is also removed. The above-mentioned method for forming an electrode material layer includes forming an indium tin oxide layer or an indium zinc oxide layer by sputtering. In addition, the above-mentioned method for removing the photoresist layer includes a lift-off process.
在本发明的像素结构制作方法中,形成图案化保护层与像素电极的方法还可以例如是在薄膜晶体管形成之后,形成保护层于栅极绝缘层与薄膜晶体管上。接着,形成光致抗蚀剂层于保护层上,以图案化保护层,光致抗蚀剂层暴露出部分的漏极与栅极接触垫区(Gate contact pad),其中光致抗蚀剂层可分为第三光致抗蚀剂区块与第四光致抗蚀剂区块,且第三光致抗蚀剂区块的厚度小于第四光致抗蚀剂区块的厚度。之后,减少光致抗蚀剂层的厚度,直到第三光致抗蚀剂区块被完全移除。接着,形成电极材料层,以覆盖图案化保护层、漏极以及光致抗蚀剂层。继之,移除光致抗蚀剂层,以使光致抗蚀剂层上的电极材料层一并被移除。In the manufacturing method of the pixel structure of the present invention, the method of forming the patterned protective layer and the pixel electrode may also be, for example, forming a protective layer on the gate insulating layer and the thin film transistor after the formation of the thin film transistor. Next, a photoresist layer is formed on the protective layer to pattern the protective layer, and the photoresist layer exposes part of the drain electrode and the gate contact pad region (Gate contact pad), wherein the photoresist The layer can be divided into a third photoresist block and a fourth photoresist block, and the thickness of the third photoresist block is smaller than the thickness of the fourth photoresist block. Thereafter, the thickness of the photoresist layer is reduced until the third photoresist block is completely removed. Next, an electrode material layer is formed to cover the patterned protection layer, the drain electrode and the photoresist layer. Then, the photoresist layer is removed, so that the electrode material layer on the photoresist layer is also removed.
在本发明的像素结构制作方法中,照射于第一导电层的激光能量例如是介于10mJ/cm2至500mJ/cm2之间。另外,激光的波长例如是介于100nm至400nm之间。In the manufacturing method of the pixel structure of the present invention, the laser energy irradiated on the first conductive layer is, for example, between 10 mJ/cm 2 and 500 mJ/cm 2 . In addition, the wavelength of the laser is, for example, between 100 nm and 400 nm.
本发明利用激光剥离的方式来制作栅极,并且使得沟道层、源极与漏极同时制作完成,因此相比于公知的像素结构制作方法,可以简化工艺步骤并减少光掩模的制作成本。此外,在制作栅极时,激光剥离所使用的遮罩较公知的高精度光掩模简易,故此激光剥离工艺步骤中所使用的遮罩的造价较为低廉。The present invention uses laser lift-off to fabricate the gate, and the channel layer, source and drain are fabricated at the same time, so compared with the known pixel structure fabrication method, the process steps can be simplified and the fabrication cost of the photomask can be reduced . In addition, the masks used in laser lift-off are simpler than known high-precision photomasks when fabricating gates, so the mask used in the laser lift-off process steps is relatively cheap.
为让本发明的上述特征和优点能更明显易懂,下文特举优选实施例,并配合附图,作详细说明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, preferred embodiments will be described in detail below together with the accompanying drawings.
附图说明Description of drawings
图1A~图1G为公知像素结构的制造流程图。1A to 1G are flowcharts of manufacturing a known pixel structure.
图2A~图2I为本发明的一种像素结构的制作方法的示意图。2A to 2I are schematic diagrams of a manufacturing method of a pixel structure of the present invention.
图3A~图3C为一种形成图案化保护层的激光剥离工艺示意图。3A to 3C are schematic diagrams of a laser lift-off process for forming a patterned protection layer.
图4A~图4C为一种形成图案化保护层的制作方法的示意图。4A-4C are schematic diagrams of a fabrication method for forming a patterned protection layer.
图5A~图5B为一种形成图案化保护层的制作方法的示意图。5A-5B are schematic diagrams of a fabrication method for forming a patterned protection layer.
图6A~图6C为一种形成像素电极的激光剥离工艺示意图。6A to 6C are schematic diagrams of a laser lift-off process for forming a pixel electrode.
图7A~图7C为一种形成像素电极的制作方法的示意图。7A to 7C are schematic diagrams of a fabrication method for forming a pixel electrode.
图8A~图8D为一种形成图案化保护层与像素电极的制作方法的示意图。8A-8D are schematic diagrams of a method for forming a patterned protection layer and a pixel electrode.
并且,上述附图中的各附图标记说明如下:And, each reference numeral in the above-mentioned drawings is explained as follows:
10、200 基板10, 200 substrates
20、212 栅极20, 212 grid
30、220 栅极绝缘层30, 220 gate insulating layer
40、232 沟道层40, 232 channel layer
50、242 源极50, 242 source
60、244 漏极60, 244 drain
70 保护层70 layers of protection
80、282 像素电极80, 282 pixel electrodes
90 像素结构90 pixel structure
210 第一导电层210 The first conductive layer
230 半导体层230 semiconductor layer
240 第二导电层240 Second conductive layer
250、252、254 光致抗蚀剂层250, 252, 254 photoresist layer
250a 第一光致抗蚀剂区块250a First photoresist block
250b 第二光致抗蚀剂区块250b Second photoresist block
250c 第三光致抗蚀剂区块250c third photoresist block
250d 第四光致抗蚀剂区块250d fourth photoresist block
260 薄膜晶体管260 thin film transistor
270 保护层270 protective layers
272 图案化保护层272 patterned protective layer
280 电极材料层280 electrode material layer
282 像素电极282 pixel electrodes
H 接触开口H contact opening
L 激光L laser
S1 第一遮罩S1 first mask
S2 第二遮罩S2 second mask
S3 第三遮罩S3 third mask
具体实施方式Detailed ways
图2A~图2G为本发明的一种像素结构的制作方法的示意图。请参照图2A,首先提供基板200,基板200的材质例如为玻璃、塑胶等硬质或软质材料。接着,形成第一导电层210于基板200上,其中第一导电层210例如是通过溅镀(sputtering)、蒸镀(evaporation)或是其他薄膜沉积技术所形成。2A to 2G are schematic diagrams of a manufacturing method of a pixel structure of the present invention. Referring to FIG. 2A , firstly, a
接着,如图2B所示,提供第一遮罩S1于第一导电层210上方,且第一遮罩S1暴露出部分的第一导电层210,并使用激光L经过第一遮罩S1照射第一导电层210。详言之,经激光L照射后的第一导电层210会吸收激光L的能量而自基板200表面剥离(ablation)。具体而言,用来剥离第一导电层210的激光L的能量例如是介于10mJ/cm2至500mJ/cm2之间。另外,激光L的波长例如是介于100nm至400nm之间。Next, as shown in FIG. 2B , a first mask S1 is provided above the first
之后,如图2C所示,移除第一遮罩S1所暴露的部分第一导电层210之后,剩余的第一导电层210构成栅极212。值得注意的是,不同于公知使用造价昂贵的光掩模来进行栅极212的制作,本发明使用造价低廉的遮罩S1完成栅极212的制作,因此能节省成本。Afterwards, as shown in FIG. 2C , after the part of the first
接着,请参照图2D,于基板200上形成覆盖栅极212的栅极绝缘层220,其中栅极绝缘层220例如是通过化学气相沉积法(chemical vapor deposition,CVD)或其他合适的薄膜沉积技术所形成,而栅极绝缘层220的材质例如是氧化硅、氮化硅或氮氧化硅等介电材料。接着,于栅极绝缘层220上依序形成半导体层230以及第二导电层240。在本实施例中,半导体层230的材质例如是非晶硅(amorphous silicon)或其他半导体材料,而第二导电层240的材质例如为铝(Al)、钼(Mo)、钛(Ti)、钕(Nd)、上述的氮化物如氮化钼(MoN)、氮化钛(TiN)、其叠层、上述的合金或是其他导电材料。Next, referring to FIG. 2D , a
接着请参考图2E,在形成第二导电层240之后,于栅极212上方的第二导电层240上形成光致抗蚀剂层250。如图2E所示,光致抗蚀剂层250可分为第一光致抗蚀剂区块250a与位于第一光致抗蚀剂区块250a两侧的第二光致抗蚀剂区块250b,且第一光致抗蚀剂区块250a的厚度小于第二光致抗蚀剂区块250b的厚度。接着,以光致抗蚀剂层250为掩模对第二导电层240与半导体层230进行第一蚀刻工艺。Next, please refer to FIG. 2E , after forming the second
接着,减少光致抗蚀剂层250的厚度,直到第一光致抗蚀剂区块250a被完全移除,如图2F所示,其中减少光致抗蚀剂层250厚度的方法例如是采用灰化的方式。请继续参照图2F,在第一光致抗蚀剂区块250a被完全移除之后,再以剩余的第二光致抗蚀剂区块250b为掩模对第二导电层240进行第二蚀刻工艺。在本实施例中,第一蚀刻工艺、第二蚀刻工艺例如为进行湿式蚀刻,在其他实施例中,蚀刻工艺也可以是干式蚀刻。Next, reduce the thickness of the
之后,请参照图2G,在进行去除剩余的光致抗蚀剂层250的工艺之后,剩余的第二导电层240构成源极242与漏极244,而剩余的半导体层230构成沟道层232,其中源极242与漏极244配置于沟道层232的部分区域,且栅极212、沟道层232、源极242以及漏极244构成薄膜晶体管260。在本实施例中,去除光致抗蚀剂层250的工艺例如是湿式蚀刻工艺。Then, please refer to FIG. 2G, after the process of removing the remaining
值得注意的是,不同于公知,本发明的沟道层232、源极242以及漏极244为同时形成的,可以减少一道光掩模工艺,并降低工艺的复杂度。另外,上述薄膜晶体管260的沟道层232、源极242与漏极244例如是通过同一道半调式光掩模(half-tone mask)或灰调光掩模(gray-tone mask)工艺所形成。此外,在其他实施例中,在形成第二导电层240以及光致抗蚀剂层250(绘示于图2D)之前,可先在半导体层230的表面形成欧姆接触层(未绘示),接着,再通过第一蚀刻工艺与第二蚀刻工艺移除部分的欧姆接触层(未绘示)。举例而言,可利用离子掺杂(ion doping)的方式于半导体层230的表面形成N型掺杂区,以减少半导体层230与第二导电层240之间的接触阻抗。It is worth noting that, unlike the known ones, the
接着请参照图2H,形成图案化保护层272于薄膜晶体管260上,其中图案化保护层272暴露出部分漏极244,如图2H所示,图案化保护层272例如是具有将漏极244暴露的接触开口H。在本实施例中,形成图案化保护层272的方法例如是在薄膜晶体管260形成之后,形成保护层270(绘示于图3A)于薄膜晶体管260以及栅极绝缘层220上。接着,再图案化保护层270,其中图案化保护层270的方法例如是进行光刻蚀刻工艺。Referring to FIG. 2H, a patterned
接着,请参考图2I,形成像素电极282于图案化保护层272上,在本实施例中,像素电极282是透过接触开口H连接至漏极244。在本实施例中,形成像素电极282的方法例如是在图案化保护层272形成之后,形成电极材料层280于保护层270以及漏极244上。接着,再图案化电极材料层280,请参考图6A~图6C的描述。Next, referring to FIG. 2I , a
此外,上述形成图案化保护层272的方法也可以利用激光剥离工艺来完成,图3A~图3C为一种形成图案化保护层的激光剥离工艺示意图。请先参照图3A,在形成薄膜晶体管260之后,形成保护层270于栅极绝缘层220与薄膜晶体管260上,其中保护层270的材质例如为氮化硅或氧化硅,而其形成的方法例如是以物理气相沉积法或化学气相沉积法全面性地沉积在基板200上。接着如图3B,再提供第二遮罩S2于保护层270上方,且第二遮罩S2暴露出部分的保护层270。然后,使用激光L经过第二遮罩S2照射保护层270,而经激光L照射后的保护层270会吸收激光L的能量而自薄膜晶体管260表面剥离。之后,如图3C所示,在移除第二遮罩S2所暴露的部分保护层270之后,形成暴露出接触开口H的图案化保护层272。In addition, the above-mentioned method of forming the patterned
当然,在其他实施例中,形成图案化保护层272的方法还可以如图4A~图4C所绘示。请先参照图4A,在形成薄膜晶体管260之后,形成光致抗蚀剂层252于部分漏极244上。接着如图4B所示,形成保护层270,以覆盖栅极绝缘层220、薄膜晶体管260以及光致抗蚀剂层252。之后,如图4C所示,移除光致抗蚀剂层252,以使光致抗蚀剂层252上的保护层270一并被移除,形成暴露出接触开口H的图案化保护层272。在本实施例中,移除光致抗蚀剂层252的方法例如为进行掀离工艺。Certainly, in other embodiments, the method for forming the patterned
此外,图5A~图5B绘示另一种形成图案化保护层的方法。请先参照图5A,形成图案化保护层272的方法可以是在移除剩余第二光致抗蚀剂区块250b之前,形成保护层270于栅极绝缘层220以及剩余的第二光致抗蚀剂区块250b上。接着,请参照图5B,在移除剩余的第二光致抗蚀剂区块250b之后,使得第二光致抗蚀剂区块250b上的保护层270一并被移除,以形成图案化保护层272。在本实施例中,移除光致抗蚀剂层250b的方法例如为进行掀离工艺。In addition, FIGS. 5A-5B illustrate another method for forming a patterned protection layer. Please refer to FIG. 5A first, the method for forming the patterned
此外,上述形成像素电极282的制作方法也可以利用激光剥离工艺来完成,图6A~图6C为一种形成像素电极的激光剥离工艺示意图。请先参照图6A,在形成图案化保护层272之后,形成电极材料层280于图案化保护层272上,其中形成电极材料层280的方法例如是通过溅镀形成铟锡氧化物层或铟锌氧化物层。接着,如图6B所示,提供第三遮罩S3于电极材料层280上方,且第三遮罩S3暴露出部分的电极材料层280,接着使用激光L经过第三遮罩S3照射电极材料层280。然后,请参照图6C,移除第三遮罩S3所暴露的部分电极材料层280之后,形成透过接触开口H连接至漏极244的像素电极282。In addition, the above method of forming the
当然,在其他实施例中,形成像素电极282的方法还可以如图7A~图7C所绘示。请先参照图7A,在形成图案化保护层272之后,形成光致抗蚀剂层254于图案化保护层272上,其中光致抗蚀剂层254暴露出部分的漏极244。接着如图7B所示,形成电极材料层280以覆盖图案化保护层272、漏极244以及光致抗蚀剂层254。然后,请参照图7C,移除光致抗蚀剂层254,以使光致抗蚀剂层254上的电极材料层280一并被移除,而剩余的电极材料层280即构成像素电极282。上述移除光致抗蚀剂层的方法例如掀离工艺。Certainly, in other embodiments, the method for forming the
此外,图8A~图8D绘示另一种形成图案化保护层与像素电极的方法。如图8A所示,沉积保护层270于栅极绝缘层220与薄膜晶体管260之上,然后于保护层270上形成光致抗蚀剂层250,此光致抗蚀剂层250可分为第三光致抗蚀剂区块250c与第四光致抗蚀剂区块250d,第三光致抗蚀剂区块250c位于漏极244边缘以及储存电容器C的边缘上,用以避免第二导电层240在后续工艺中,于薄膜晶体管260与储存电容器C在膜层堆叠的坡度上被过度蚀刻而产生栅极绝缘层220底切(under cut),第四光致抗蚀剂区块250d位于部分薄膜晶体管260之上,且第三光致抗蚀剂区块250c的厚度小于第四光致抗蚀剂区块250d的厚度,其中光致抗蚀剂层250的材料例如是有机材料。接着,请参照图8B,以光致抗蚀剂层250为掩模对保护层270进行蚀刻,使暴露出部分薄膜晶体管260的漏极244,以形成如图8B所示的图案化保护层272。In addition, FIGS. 8A-8D illustrate another method for forming a patterned protection layer and a pixel electrode. As shown in FIG. 8A, a
接着,如图8C所示,减少光致抗蚀剂层250的厚度,直到第三光致抗蚀剂区块250c被完全移除。在第三光致抗蚀剂区块250c被完全移除之后,只留下第四光致抗蚀剂区块250d,接着沉积电极材料层280覆盖第四光致抗蚀剂区块250d、暴露出部分晶体管260的漏极244、部分基板200以及图案化保护层272之上,然后进行移除剩余光致抗蚀剂层250d,以使剩余光致抗蚀剂层250d上的电极材料层280同时被移除,而剩余的导电层即构成如图8D所示的像素电极282,并与晶体管260的漏极244电性连接。Next, as shown in FIG. 8C , the thickness of the
基于上述,本发明同时制作沟道层、源极以及漏极,因此相比于公知具有减少工艺步骤的优点。并且,本发明采用激光L照射的方式形成栅极,而非采用公知的光刻蚀刻工艺,因此本发明所提出的像素结构的制作方法至少具有下列优点:Based on the above, the present invention manufactures the channel layer, the source electrode and the drain electrode at the same time, so it has the advantage of reducing the process steps compared with the conventional one. Moreover, the present invention adopts laser L irradiation to form the gate instead of the known photolithography and etching process, so the method for manufacturing the pixel structure proposed by the present invention has at least the following advantages:
1.本发明提出的像素结构的制作方法,其栅极工艺不需使用光刻工艺,故相比于光刻工艺所使用的高精度光掩模工艺,能降低光掩模的制作成本。1. The fabrication method of the pixel structure proposed by the present invention does not need photolithography process for the gate process, so compared with the high-precision photomask process used in the photolithography process, the production cost of the photomask can be reduced.
2.由于制作像素结构的工艺较少,可以减少冗长的光掩模工艺(如光致抗蚀剂涂布、软烤、硬烤、曝光、显影、蚀刻、光致抗蚀剂剥除等)制作像素结构时所产生的缺陷。2. Since there are fewer processes for making pixel structures, lengthy photomask processes (such as photoresist coating, soft baking, hard baking, exposure, development, etching, photoresist stripping, etc.) can be reduced Defects that occur when making pixel structures.
3.本发明所提出的激光剥离部分保护层的方法可以应用于像素修补中的像素电极的修补,以在像素结构工艺中,移除可能残留的像素电极(ITOresidue),解决像素电极之间的短路问题,进而增加生产合格率。3. The method of laser stripping part of the protective layer proposed by the present invention can be applied to the repair of the pixel electrode in the pixel repair, so as to remove the possible residual pixel electrode (ITOresidue) in the pixel structure process and solve the problem between the pixel electrodes. Short circuit problem, thereby increasing the production pass rate.
虽然本发明已以优选实施例公开如上,但其并非用以限定本发明,任何本领域技术人员在不脱离本发明的精神和范围内,当可作些许的改动与润饰,因此本发明的保护范围当视随附的权利要求所界定的范围为准。Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention, and any skilled in the art may make some changes and modifications without departing from the spirit and scope of the present invention, so the protection of the present invention The scope is to be regarded as defined by the appended claims.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2007103053142A CN101197332A (en) | 2007-12-26 | 2007-12-26 | How to make pixel structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2007103053142A CN101197332A (en) | 2007-12-26 | 2007-12-26 | How to make pixel structure |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210430684XA Division CN102903678A (en) | 2007-12-26 | 2007-12-26 | Method for manufacturing pixel structure |
CN 201010588415 Division CN102097390B (en) | 2007-12-26 | 2007-12-26 | How to make pixel structure |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101197332A true CN101197332A (en) | 2008-06-11 |
Family
ID=39547614
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA2007103053142A Pending CN101197332A (en) | 2007-12-26 | 2007-12-26 | How to make pixel structure |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101197332A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101330061B (en) * | 2008-07-22 | 2010-12-08 | 友达光电股份有限公司 | Method for manufacturing pixel structure |
US7989243B2 (en) | 2008-07-07 | 2011-08-02 | Au Optronics Corporation | Method for fabricating pixel structure |
CN104051472A (en) * | 2014-06-19 | 2014-09-17 | 京东方科技集团股份有限公司 | Display device, array substrate and manufacturing method thereof |
WO2016041349A1 (en) * | 2014-09-16 | 2016-03-24 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof, and display device |
-
2007
- 2007-12-26 CN CNA2007103053142A patent/CN101197332A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7989243B2 (en) | 2008-07-07 | 2011-08-02 | Au Optronics Corporation | Method for fabricating pixel structure |
CN101330061B (en) * | 2008-07-22 | 2010-12-08 | 友达光电股份有限公司 | Method for manufacturing pixel structure |
CN104051472A (en) * | 2014-06-19 | 2014-09-17 | 京东方科技集团股份有限公司 | Display device, array substrate and manufacturing method thereof |
WO2016041349A1 (en) * | 2014-09-16 | 2016-03-24 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof, and display device |
US9905591B2 (en) | 2014-09-16 | 2018-02-27 | Boe Technology Group Co., Ltd. | Array substrate comprising separating region and manfacturing method thereof,display apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100865451B1 (en) | TFT LCD pixel unit and manufacturing method thereof | |
KR101280827B1 (en) | Array substrate and method of fabricating the same | |
US9349760B2 (en) | Method of manufacturing a TFT-LCD array substrate having light blocking layer on the surface treated semiconductor layer | |
CN109494257B (en) | Thin film transistor, manufacturing method thereof, array substrate and display device | |
TWI356499B (en) | Method for fabricating pixel structure | |
JP4808654B2 (en) | Method for manufacturing array circuit board | |
US7897442B2 (en) | Method for fabricating pixel structure | |
CN107359205B (en) | Thin film transistor and preparation method thereof, array substrate and preparation method thereof, and display panel | |
CN100432812C (en) | Pixel structure of liquid crystal display of thin film transistor, and fabricating method | |
TWI424507B (en) | Method for manufacturing thin film transistor array substrate | |
CN101197332A (en) | How to make pixel structure | |
CN101118881A (en) | Method for manufacturing pixel structure | |
US7811867B2 (en) | Method for manufacturing pixel structure | |
KR101813719B1 (en) | Manufacturing method of thin film transisotr array substrate | |
JP2010272691A (en) | Method of manufacturing thin film transistor substrate, thin film transistor substrate, and display | |
CN101150093B (en) | Method for manufacturing pixel structure | |
CN100565845C (en) | Production method of pixel structure | |
CN100557787C (en) | Method for manufacturing pixel structure | |
CN102097390B (en) | How to make pixel structure | |
CN102903678A (en) | Method for manufacturing pixel structure | |
US7749821B2 (en) | Method of fabricating pixel structure | |
CN101022093A (en) | How to make pixel structure | |
TWI466298B (en) | Pixel structure manufacturing method | |
CN100587944C (en) | Method for manufacturing pixel structure | |
CN114284151B (en) | Array substrate and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |
Open date: 20080611 |