[go: up one dir, main page]

ATE450892T1 - Verbesserung der elektronen- und lochmobilitäten bei 110-unter-biaxial-kompressionsverspannung - Google Patents

Verbesserung der elektronen- und lochmobilitäten bei 110-unter-biaxial-kompressionsverspannung

Info

Publication number
ATE450892T1
ATE450892T1 AT04822326T AT04822326T ATE450892T1 AT E450892 T1 ATE450892 T1 AT E450892T1 AT 04822326 T AT04822326 T AT 04822326T AT 04822326 T AT04822326 T AT 04822326T AT E450892 T1 ATE450892 T1 AT E450892T1
Authority
AT
Austria
Prior art keywords
present
biaxial
hole mobilities
compression stress
semiconductor material
Prior art date
Application number
AT04822326T
Other languages
English (en)
Inventor
Victor Chan
Massimo Fischetti
John Hergenrother
Meikei Leong
Rajesh Rengarajan
Alexander Reznicek
Paul Solomon
Chun-Yung Sung
Min Yang
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE450892T1 publication Critical patent/ATE450892T1/de

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/791Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/601Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/791Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • H10D30/792Arrangements for exerting mechanical stress on the crystal lattice of the channel regions comprising applied insulating layers, e.g. stress liners
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/791Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • H10D30/795Arrangements for exerting mechanical stress on the crystal lattice of the channel regions being in lateral device isolation regions, e.g. STI
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • H10D62/405Orientations of crystalline planes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167Manufacturing their channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F30/00Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors
    • H10F30/20Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors
    • H10F30/21Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation
    • H10F30/22Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes
    • H10F30/222Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes the potential barrier being a PN heterojunction
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741Group IV materials, e.g. germanium or silicon carbide

Landscapes

  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Element Separation (AREA)
  • Formation Of Insulating Films (AREA)
  • Chemical Vapour Deposition (AREA)
  • Recrystallisation Techniques (AREA)
  • Luminescent Compositions (AREA)
  • Photoreceptors In Electrophotography (AREA)
  • Polymers With Sulfur, Phosphorus Or Metals In The Main Chain (AREA)
AT04822326T 2004-01-07 2004-12-15 Verbesserung der elektronen- und lochmobilitäten bei 110-unter-biaxial-kompressionsverspannung ATE450892T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US53491604P 2004-01-07 2004-01-07
US10/980,220 US7161169B2 (en) 2004-01-07 2004-11-03 Enhancement of electron and hole mobilities in <110> Si under biaxial compressive strain
PCT/US2004/042179 WO2006057645A2 (en) 2004-01-07 2004-12-15 Enhancement of electron and hole mobilities in 110 under biaxial compressive strain

Publications (1)

Publication Number Publication Date
ATE450892T1 true ATE450892T1 (de) 2009-12-15

Family

ID=34713837

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04822326T ATE450892T1 (de) 2004-01-07 2004-12-15 Verbesserung der elektronen- und lochmobilitäten bei 110-unter-biaxial-kompressionsverspannung

Country Status (8)

Country Link
US (5) US7161169B2 (de)
EP (1) EP1702365B1 (de)
JP (1) JP5190201B2 (de)
KR (1) KR100961751B1 (de)
AT (1) ATE450892T1 (de)
DE (1) DE602004024448D1 (de)
TW (1) TWI430329B (de)
WO (1) WO2006057645A2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7217949B2 (en) * 2004-07-01 2007-05-15 International Business Machines Corporation Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI)
US7271043B2 (en) * 2005-01-18 2007-09-18 International Business Machines Corporation Method for manufacturing strained silicon directly-on-insulator substrate with hybrid crystalline orientation and different stress levels
US8729635B2 (en) * 2006-01-18 2014-05-20 Macronix International Co., Ltd. Semiconductor device having a high stress material layer
US7572712B2 (en) 2006-11-21 2009-08-11 Chartered Semiconductor Manufacturing, Ltd. Method to form selective strained Si using lateral epitaxy
US7524740B1 (en) 2008-04-24 2009-04-28 International Business Machines Corporation Localized strain relaxation for strained Si directly on insulator
JP4875115B2 (ja) * 2009-03-05 2012-02-15 株式会社東芝 半導体素子及び半導体装置
FR2966285B1 (fr) * 2010-10-14 2013-09-06 St Microelectronics Crolles 2 Procédé de formation de circuits intégrés sur substrat semi conducteur contraint
US9855595B2 (en) 2010-12-22 2018-01-02 International Business Machines Corporation Solid sorption refrigeration
US20130050180A1 (en) 2011-08-30 2013-02-28 5D Robotics, Inc. Graphical Rendition of Multi-Modal Data
US8895381B1 (en) * 2013-08-15 2014-11-25 International Business Machines Corporation Method of co-integration of strained-Si and relaxed Si or strained SiGe FETs on insulator with planar and non-planar architectures
CN110838435B (zh) * 2019-10-14 2023-01-31 宁波大学 一种外延层转移方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5317069A (en) * 1976-07-30 1978-02-16 Fujitsu Ltd Semiconductor device and its production
JPH10107380A (ja) * 1996-09-30 1998-04-24 Toshiba Corp 積層体のへき開方法
JP3676910B2 (ja) * 1997-07-30 2005-07-27 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体装置及び半導体アイランドの形成方法
US20010020723A1 (en) * 1998-07-07 2001-09-13 Mark I. Gardner Transistor having a transition metal oxide gate dielectric and method of making same
JP4476390B2 (ja) * 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4521542B2 (ja) * 1999-03-30 2010-08-11 ルネサスエレクトロニクス株式会社 半導体装置および半導体基板
KR100767950B1 (ko) * 2000-11-22 2007-10-18 가부시키가이샤 히타치세이사쿠쇼 반도체 장치 및 그 제조 방법
US6686300B2 (en) * 2000-12-27 2004-02-03 Texas Instruments Incorporated Sub-critical-dimension integrated circuit features
US6531739B2 (en) * 2001-04-05 2003-03-11 Peregrine Semiconductor Corporation Radiation-hardened silicon-on-insulator CMOS device, and method of making the same
JP2003017668A (ja) * 2001-06-29 2003-01-17 Canon Inc 部材の分離方法及び分離装置
JP3782021B2 (ja) * 2002-02-22 2006-06-07 株式会社東芝 半導体装置、半導体装置の製造方法、半導体基板の製造方法
AU2003237473A1 (en) * 2002-06-07 2003-12-22 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US20030227057A1 (en) 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures
EP1396883A3 (de) * 2002-09-04 2005-11-30 Canon Kabushiki Kaisha Substrat und Herstellungsverfahren dafür
AU2003264642B2 (en) * 2002-12-02 2009-08-06 Tadahiro Ohmi Semiconductor Device and Method of Manufacturing the Same
US7115480B2 (en) * 2003-05-07 2006-10-03 Micron Technology, Inc. Micromechanical strained semiconductor by wafer bonding
US20040222090A1 (en) * 2003-05-07 2004-11-11 Tim Scott Carbon fiber and copper support for physical vapor deposition target assemblies
FR2859312B1 (fr) * 2003-09-02 2006-02-17 Soitec Silicon On Insulator Scellement metallique multifonction
US7354815B2 (en) * 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
JP4349151B2 (ja) * 2004-02-26 2009-10-21 トヨタ自動車株式会社 接触状態取得装置

Also Published As

Publication number Publication date
WO2006057645A8 (en) 2006-08-03
JP5190201B2 (ja) 2013-04-24
WO2006057645A3 (en) 2006-11-30
JP2007527113A (ja) 2007-09-20
EP1702365A2 (de) 2006-09-20
WO2006057645A2 (en) 2006-06-01
TWI430329B (zh) 2014-03-11
TW200616021A (en) 2006-05-16
US20080044966A1 (en) 2008-02-21
US7314790B2 (en) 2008-01-01
US20050145837A1 (en) 2005-07-07
DE602004024448D1 (de) 2010-01-14
US7462525B2 (en) 2008-12-09
US7943486B2 (en) 2011-05-17
US20070099367A1 (en) 2007-05-03
EP1702365B1 (de) 2009-12-02
US20080044987A1 (en) 2008-02-21
US7161169B2 (en) 2007-01-09
US20080206958A1 (en) 2008-08-28
KR100961751B1 (ko) 2010-06-07
KR20060127021A (ko) 2006-12-11
WO2006057645A9 (en) 2006-09-14

Similar Documents

Publication Publication Date Title
TW200620554A (en) Patterned strained semiconductor substrate and device
ATE450892T1 (de) Verbesserung der elektronen- und lochmobilitäten bei 110-unter-biaxial-kompressionsverspannung
ATE512465T1 (de) Verspannte halbleiter-einrichtungsstrukturen mit granularem halbleitermaterial
TW200501393A (en) Method for forming structures in finfet devices
TW200735345A (en) Direct channel stress
TW200629377A (en) Use of Cl2 and/or HCl during silicon epitaxial film formation
MY134036A (en) Method of forming strained silicon on insulator and structures formed thereby
JP2007324589A5 (de)
TW200511444A (en) Strained-silicon-on-insulator single-and double-gate MOSFET and method for forming the same
TWI264048B (en) Method for selectively forming strained etch stop layers to improve FET charge carrier mobility
WO2008078301A3 (en) Iii-nitride light emitting devices grown on tempaltes to reduce strain
DE602007008611D1 (de) Spannungsverstärkter mos-transistor und verfahren zu seiner herstellung
TW200729465A (en) An embedded strain layer in thin SOI transistors and a method of forming the same
TWI319210B (en) Semiconductor device structures and methods of forming semiconductor structures
TW200700578A (en) Method of producing highly strained pecvd silicon nitride thin films at low temperature
TW200711004A (en) Method of forming buried isolation regions in semiconductor substrates and semiconductor devices with buried isolation regions
TW200705719A (en) Thin-film semiconductor-body
JP2013518445A5 (de)
GB2457411A (en) Stress enhanced transistor and methods for its fabrication
ATE515830T1 (de) Volumenwellenresonator
ATE453927T1 (de) Rotationsscherspannung für ladungsträgermobilitäts-modifikation
TW200637043A (en) Superconducting thin film material, superconducting wire rod and the method for manufacturing the same
DE60324462D1 (de) Verbund-silikongummipartikel und verfahren zu deren herstellung
TW200610005A (en) Improved strained-silicon CMOS device and method
DE502007006883D1 (de) Erfahren zu seiner herstellung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties