This document describes an experiment to understand and verify the operation of half adders and full adders. It provides background on adders and their uses. A half adder adds two binary digits and produces a sum and carry output. A full adder adds three binary digits, including a carry in, and produces a sum and carry out. The experiment involves building half adder and full adder circuits on a breadboard, applying input combinations, and verifying the output matches the truth tables. The goals are to understand how half adders and full adders work and observe their behavior in logic circuits.
This document describes an experiment to understand and verify the operation of half adders and full adders. It provides background on adders and their uses. A half adder adds two binary digits and produces a sum and carry output. A full adder adds three binary digits, including a carry in, and produces a sum and carry out. The experiment involves building half adder and full adder circuits on a breadboard, applying input combinations, and verifying the output matches the truth tables. The goals are to understand how half adders and full adders work and observe their behavior in logic circuits.
This document describes an experiment to understand and verify the operation of half adders and full adders. It provides background on adders and their uses. A half adder adds two binary digits and produces a sum and carry output. A full adder adds three binary digits, including a carry in, and produces a sum and carry out. The experiment involves building half adder and full adder circuits on a breadboard, applying input combinations, and verifying the output matches the truth tables. The goals are to understand how half adders and full adders work and observe their behavior in logic circuits.
This document describes an experiment to understand and verify the operation of half adders and full adders. It provides background on adders and their uses. A half adder adds two binary digits and produces a sum and carry output. A full adder adds three binary digits, including a carry in, and produces a sum and carry out. The experiment involves building half adder and full adder circuits on a breadboard, applying input combinations, and verifying the output matches the truth tables. The goals are to understand how half adders and full adders work and observe their behavior in logic circuits.
Download as DOCX, PDF, TXT or read online from Scribd
Download as docx, pdf, or txt
You are on page 1/ 5
FACULTY OF ENGINEERING SCIENCES AND TECHNOLOGY
Hamdard Institute of Engineering & Technology
Hamdard University
Experiment # 07 OBJECTIVE: To understand the working of half adder and full adder and verify its truth table. Display the output and verify its truth table
BACKGROUND THEORY: In electronics, an adder or summer is a digital circuit that performs addition of numbers. In many computers and other kinds of processors, adders are used not only in the arithmetic logic unit(s), but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar operations.
HALF ADDER: The half adder adds two single binary digits A and B. It has two outputs, sum (S) and carry (C). The carry signal represents an overflow into the next digit of a multi-digit addition. The simplest half-adder design, pictured on the right, incorporates an XOR gate for S and an AND gate for C. With the addition of an OR gate to combine their carry outputs, two half adders can be combined to make a full adder.
Inputs Outputs A B Sum Cout 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1
Hamdard Institute of Engineering & Technology, Hamdard University
Sharae Madinat Al-Hikmah, Muhammad Bin Qasim Avenue, Karachi 74600, Pakistan. FACULTY OF ENGINEERING SCIENCES AND TECHNOLOGY Hamdard Institute of Engineering & Technology Hamdard University
FULL ADDER: A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as A, B, and Carry in (Cin); A and B are the operands, and Cin is a bit carried in from the previous less significant stage. The full-adder is usually a component in a cascade of adders, which add 8, 16, 32, etc. bit binary numbers. The circuitproduces a two-bit output, output carry and sum typically represented by the signals carry out (Cout) and Sum (S).
Hamdard Institute of Engineering & Technology, Hamdard University
Sharae Madinat Al-Hikmah, Muhammad Bin Qasim Avenue, Karachi 74600, Pakistan. FACULTY OF ENGINEERING SCIENCES AND TECHNOLOGY Hamdard Institute of Engineering & Technology Hamdard University
Hamdard Institute of Engineering & Technology, Hamdard University
Sharae Madinat Al-Hikmah, Muhammad Bin Qasim Avenue, Karachi 74600, Pakistan. FACULTY OF ENGINEERING SCIENCES AND TECHNOLOGY Hamdard Institute of Engineering & Technology Hamdard University
1. Construct the circuit for Half Adder on Breadboard
2. Apply all Input combinations to the circuit. 3. Check and note the outputs for the corresponding inputs and record the values in the observation table. 4. Now construct the circuit for Full Adder on Breadboard 5. Repeat steps 2 and 3.
OBSERVATION:
Inputs Outputs Inputs Outputs
A B Sum Cout A B Cin Sum Cout 0 0 0 0 0 0 1 0 0 1 1 0 0 1 0 1 1 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1
Hamdard Institute of Engineering & Technology, Hamdard University
Sharae Madinat Al-Hikmah, Muhammad Bin Qasim Avenue, Karachi 74600, Pakistan. FACULTY OF ENGINEERING SCIENCES AND TECHNOLOGY Hamdard Institute of Engineering & Technology Hamdard University
REVIEW QUESTIONS:
Q.1. Mention an application both of Half Adder and Full Adder Circuit:
