[go: up one dir, main page]

Konomi et al., 2008 - Google Patents

Concurrent development methodology from design rule to OPC in 45-nm node logic device

Konomi et al., 2008

Document ID
894413624638044673
Author
Konomi K
Nojima S
Maeda S
Fujimaki T
Igarashi H
Ogawa R
Mimotogi S
Publication year
Publication venue
Design for Manufacturability through Design-Process Integration II

External Links

Snippet

Design rules for logic device have been defined by technology requirement like shrink rate of chip area or process capability of lithography and other processes. However, those rules are usually only for minimum pitches or minimum sizes of simple layout, such as line and …
Continue reading at www.spiedigitallibrary.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Exposure apparatus for microlithography
    • G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
    • G03F7/70491—Information management and control, including software
    • G03F7/705—Modelling and simulation from physical phenomena up to complete wafer process or whole workflow in wafer fabrication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/14—Originals characterised by structural details, e.g. supports, cover layers, pellicle rings
    • G03F1/144—Auxiliary patterns; Corrected patterns, e.g. proximity correction, grey level masks
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Exposure apparatus for microlithography
    • G03F7/70425—Imaging strategies, e.g. for increasing throughput, printing product fields larger than the image field, compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching, double patterning
    • G03F7/70433—Layout for increasing efficiency, for compensating imaging errors, e.g. layout of exposure fields,; Use of mask features for increasing efficiency, for compensating imaging errors
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
USRE43659E1 (en) Method for making a design layout of a semiconductor integrated circuit
US6931617B2 (en) Mask cost driven logic optimization and synthesis
JP5306357B2 (en) Improvement of process model accuracy by modeling of rounding effect of mask corner
US20080162103A1 (en) Method, system, and computer program product for concurrent model aided electronic design automation
Wong et al. Nano-CMOS Design for Manufacturability: Robust Circuit and Physical Design for Sub-65nm Technology Nodes
Roseboom et al. Automated full-chip hotspot detection and removal flow for interconnect layers of cell-based designs
US20230408901A1 (en) Optical proximity correction for free form shapes
CN102193306A (en) Method for designing optical mask
US20090100396A1 (en) Methods and Systems for Process Compensation Technique Acceleration
Kahng Key directions and a roadmap for electrical design for manufacturability
Gupta et al. Performance-driven OPC for mask cost reduction
Gupta et al. Timing yield-aware color reassignment and detailed placement perturbation for bimodal CD distribution in double patterning lithography
Konomi et al. Concurrent development methodology from design rule to OPC in 45-nm node logic device
Liebmann et al. Integrating DfM components into a cohesive design-to-silicon solution
Kong et al. Model-assisted routing for improved lithography robustness
Paek et al. Yield enhancement with DFM
Jeong et al. Quantified impacts of guardband reduction on design process outcomes
Balasinski Design for manufacturability
Poppe et al. Platform for collaborative DFM
TWI875444B (en) Method and system of checking standard cell spacing quality
Suresh et al. On lithography aware metal-fill insertion
US12164853B2 (en) Method for generating routing structure of semiconductor device
Perry et al. Model-based approach for design verification and co-optimization of catastrophic and parametric-related defects due to systematic manufacturing variations
Pikus Decomposition technologies for advanced nodes
Shim et al. Lithography defect probability and its application to physical design optimization