[go: up one dir, main page]

Liebmann et al., 2005 - Google Patents

Integrating DfM components into a cohesive design-to-silicon solution

Liebmann et al., 2005

Document ID
15975502201698330741
Author
Liebmann L
Maynard D
McCullen K
Seong N
Buturla E
Lavin M
Hibbeler J
Publication year
Publication venue
Design and Process Integration for Microelectronic Manufacturing III

External Links

Snippet

Two primary tracks of DfM, one originating from physical design characterization, the other from low-k 1 lithography, are described. Examples of specific DfM efforts are given and potentially conflicting layout optimization goals are pointed out. The need for an integrated …
Continue reading at www.spiedigitallibrary.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Exposure apparatus for microlithography
    • G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
    • G03F7/70491—Information management and control, including software
    • G03F7/705—Modelling and simulation from physical phenomena up to complete wafer process or whole workflow in wafer fabrication
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Exposure apparatus for microlithography
    • G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
    • G03F7/70616—Wafer pattern monitoring, i.e. measuring printed patterns or the aerial image at the wafer plane
    • G03F7/70625—Pattern dimensions, e.g. line width, profile, sidewall angle, edge roughness
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/14—Originals characterised by structural details, e.g. supports, cover layers, pellicle rings
    • G03F1/144—Auxiliary patterns; Corrected patterns, e.g. proximity correction, grey level masks
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Exposure apparatus for microlithography
    • G03F7/70425—Imaging strategies, e.g. for increasing throughput, printing product fields larger than the image field, compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching, double patterning
    • G03F7/70433—Layout for increasing efficiency, for compensating imaging errors, e.g. layout of exposure fields,; Use of mask features for increasing efficiency, for compensating imaging errors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability

Similar Documents

Publication Publication Date Title
US9977856B2 (en) Integrated circuit layout design methodology with process variation bands
US7735053B2 (en) Correction method and correction system for design data or mask data, validation method and validation system for design data or mask data, yield estimation method for semiconductor integrated circuit, method for improving design rule, mask production method, and semiconductor integrated circuit production method
Liebmann et al. Layout optimization at the pinnacle of optical lithography
Gupta et al. Manufacturing-aware physical design
Drapeau et al. Double patterning design split implementation and validation for the 32nm node
US7784020B2 (en) Semiconductor circuit pattern design method for manufacturing semiconductor device or liquid crystal display device
Kahng et al. Fast dual graph-based hotspot detection
US8572533B2 (en) Waiving density violations
CN110729264B (en) Integrated circuit structure, layout method and system
US20140337810A1 (en) Modular platform for integrated circuit design analysis and verification
US10445452B2 (en) Simulation-assisted wafer rework determination
Roseboom et al. Automated full-chip hotspot detection and removal flow for interconnect layers of cell-based designs
US7730445B2 (en) Pattern data verification method for semiconductor device, computer-readable recording medium having pattern data verification program for semiconductor device recorded, and semiconductor device manufacturing method
Liebmann et al. Integrating DfM components into a cohesive design-to-silicon solution
US7926005B1 (en) Pattern-driven routing
Bruce et al. Model-based verification for first time right manufacturing
Mukherjee et al. Optical rule checking for proximity-corrected mask shapes
Liebmann et al. A designer's guide to subresolution lithography: Enabling the impossible to get to the 14-nm node [tutorial]
US20240386177A1 (en) Circuit design and manufacturing hotspot root cause extraction
US7721235B1 (en) Method and system for implementing edge optimization on an integrated circuit design
Rittman Nanometer DFM–the tip of the ice
Zhang et al. 32nm design rule and process exploration flow
TW202514425A (en) Method and system of checking standard cell spacing quality
Lu et al. Challenges and solutions for trench lithography beyond 65nm node
Abou Ghaida Design enablement and design-centric assessment of future semiconductor technologies