Suzuki et al., 2000 - Google Patents
Characteristics of driver and receiver circuits with a passive transmission line in RSFQ circuitsSuzuki et al., 2000
- Document ID
- 7950025714203170154
- Author
- Suzuki H
- Nagasawa S
- Miyahara K
- Enomoto Y
- Publication year
- Publication venue
- IEEE transactions on applied superconductivity
External Links
Snippet
We report simulated results of-rapid single flux quantum (SFQ) circuits having driver, receiver, and passive transmission lines for propagating SFQ pulses to investigate the design criteria. We have studied the equivalent input/output resistance of the driver/receiver …
- 230000005540 biological transmission 0 title abstract description 16
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
- H03K17/92—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using superconductive devices
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3776856B1 (en) | Superconducting integrated circuits with clock signals distributed via inductive coupling | |
AU2019215342C1 (en) | Four-input Josephson gates | |
Polonsky et al. | Transmission of single-flux-quantum pulses along superconducting microstrip lines | |
Jabbari et al. | Interconnect routing for large-scale RSFQ circuits | |
US7772871B2 (en) | Method and apparatus for high density superconductor circuit | |
Hosoya et al. | Quantum flux parametron: A single quantum flux device for Josephson supercomputer | |
US6549059B1 (en) | Underdamped Josephson transmission line | |
Suzuki et al. | Characteristics of driver and receiver circuits with a passive transmission line in RSFQ circuits | |
CN112136275B (en) | Output amplifier and method for composite superconducting quantum interference device | |
EP3577693B1 (en) | Josephson transmission line for superconducting devices and method for operating said josephson transmission line | |
US6917216B2 (en) | Superconductor output amplifier | |
Gheewala | Josephson-logic devices and circuits | |
EP3711165A1 (en) | Josephson and/or gate | |
EP3850754B1 (en) | Reciprocal quantum logic based circuit for an a-and-not-b gate and method for providing the same | |
US10320394B1 (en) | Superconducting circuits for an A-and-not-B gate having an exclusive-OR gate and an AND gate | |
Hashimoto et al. | Implementation of a 4/spl times/4 switch with passive interconnects | |
Nakajima et al. | Experimental analysis of phase‐mode Josephson digital circuits | |
EP3891887B1 (en) | Superconducting circuit and method for detecting a rising edge of an input signal | |
JP4583988B2 (en) | DC power supply driven superconducting loop driver circuit and drive method | |
Fleischman et al. | Evaluation of flux-based logic schemes for high-T/sub c/applications | |
Tantraporn et al. | Si-controlled avalanche logic | |
Asai et al. | Transmission line effects of long gate-to-gate interconnections in adiabatic quantum-flux-parametron logic circuits | |
JPS58146127A (en) | Current injection type pulse generating circuit using josephson effect | |
Ghoshal et al. | Superconductivity Researchers Seek to Remove Computational Bottlenecks | |
Ko et al. | Miniaturization of Josephson logic circuits |