[go: up one dir, main page]

Hashimoto et al., 2005 - Google Patents

Implementation of a 4/spl times/4 switch with passive interconnects

Hashimoto et al., 2005

View PDF
Document ID
704078771403111678
Author
Hashimoto Y
Yorozu S
Kameda Y
Fujimaki A
Terai H
Yoshikawa N
Publication year
Publication venue
IEEE transactions on applied superconductivity

External Links

Snippet

We designed and fabricated a 4/spl times/4 switch in which all interconnections were implemented using passive transmission lines (PTLs). The switch consisted of four identical 2/spl times/2 switches connected using PTLs. The 2/spl times/2 switch was designed using …
Continue reading at ynu.repo.nii.ac.jp (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs

Similar Documents

Publication Publication Date Title
US10103736B1 (en) Four-input Josephson gates
US9712172B2 (en) Devices with an array of superconducting logic cells
US6420895B1 (en) High-sensitivity, self-clocked receiver for multi-chip superconductor circuits
Hashimoto et al. Implementation of a 4/spl times/4 switch with passive interconnects
Krylov et al. Design for testability of SFQ circuits
Kameda et al. A new design methodology for single-flux-quantum (SFQ) logic circuits using passive-transmission-line (PTL) wiring
Hashimoto et al. A design approach to passive interconnects for single flux quantum logic circuits
CA2140696A1 (en) Serial optical signal distribution system and method, and optical/electrical converter for implementation thereof
Suzuki et al. Characteristics of driver and receiver circuits with a passive transmission line in RSFQ circuits
Hashimoto et al. Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits
US5994924A (en) Clock distribution network with dual wire routing
JP4402136B2 (en) Single flux quantum variable delay circuit
Deng et al. Self-timing and vector processing in RSFQ digital circuit technology
Chen et al. A new LFSR based high-frequency test method for RSFQ circuit
Kameda et al. High-speed demonstration of single-flux-quantum cross-bar switch up to 50 GHz
Nakajima et al. Experimental analysis of phase‐mode Josephson digital circuits
Hashimoto et al. Development of passive interconnection technology for SFQ circuits
US6144224A (en) Clock distribution network with dual wire routing
Silver et al. A new concept for ultra-low power and ultra-high clock rate circuits
Dorojevets An 8-bit FLUX-1 RSFQ microprocessor built in 1.75-μm technology
US8166438B2 (en) Low RC local clock distribution
Deng et al. Asynchronous circuits and systems in superconducting RSFQ digital technology
US5939895A (en) Frozen wave high speed receiver
Kameda et al. Automatic Josephson-transmission-line routing for single-flux-quantum cell-based logic circuits
Worsham et al. Single flux quantum circuits for 2.5 Gbps data switching