[go: up one dir, main page]

Cantoni et al., 1983 - Google Patents

Matching the task to an image processing architecture

Cantoni et al., 1983

Document ID
7324445944581624934
Author
Cantoni V
Levialdi S
Publication year
Publication venue
Computer Vision, Graphics, and Image Processing

External Links

Snippet

Several different computer architectures have been suggested or built to overcome the Von Neumann bottleneck. Particularly in image processing, data structures and algorithm organization may benefit from a good match with the new architectures. Such a match may …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored programme computers comprising a single central processing unit with memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T11/00—2D [Two Dimensional] image generation

Similar Documents

Publication Publication Date Title
Downton et al. Parallel architectures for image processing
Cantoni et al. Matching the task to an image processing architecture
Gealow et al. System design for pixel-parallel image processing
Cantoni et al. PAPIA: Pyramidal architecture for parallel image analysis
Christiaanse A real-time hybrid neuron network for highly parallel cognitive systems
Gaudet et al. Multiprocessor experiments for high-speed ray tracing
US4520442A (en) Digital data processing and storage system especially for a tomodensitometer, and a tomodensitometer equipped with said system
Reddy et al. Computer architectures for vision
Harp et al. Signal processing with transputer arrays (TRAPS)
Ast et al. A General Purpose Xputer Architecture derived from DSP and Image Processing
Day Parallel implementation of 3D convex-hull algorithm
Viitanen et al. Image pattern recognition using configurable Logic Cell Arrays
Schimmler et al. Instruction systolic array in image processing applications
Levialdi Computer architectures for image analysis
Shu et al. A multiple-level heterogeneous architecture for image understanding
Cantoni Classification schemes for image processing architectures
Shapiro et al. INSIGHT: A dataflow language for programming vision algorithms in a reconfigurable computational network
Page The Disputer: a dual paradigm parallel processor for graphics and vision
Raja et al. An SIMD multiple DSP microprocessor system for image processing
Shapiro Programming parallel vision algorithms: a dataflow language approach
Kruse State-of-the-art systems for pictorial information processing
Higgins et al. Distributed system for processing 3D medical images
Bradley Logic Simulation of a Multiprocessor
Lougheed et al. An analysis of computer architectural factors contributing to image processor capacity
Levialdi One, two,… many processors for image processing