Gaudet et al., 1988 - Google Patents
Multiprocessor experiments for high-speed ray tracingGaudet et al., 1988
View PDF- Document ID
- 9714427735086435183
- Author
- Gaudet S
- Hobson R
- Chilka P
- Calvert T
- Publication year
- Publication venue
- ACM Transactions on Graphics (TOG)
External Links
Snippet
New single-and multiprocessor models for ray tracing are presented. Important features are (1) the use of custom VLSI building blocks,(2) the use of a modified hierarchical data- structure-based ray tracing algorithm with three disjoint data sets, and (3) scene access …
- 238000002474 experimental method 0 title description 18
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/06—Ray-tracing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
- G06T15/506—Illumination models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
- G06T15/80—Shading
- G06T15/83—Phong shading
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3457—Performance evaluation by simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T17/00—Three dimensional [3D] modelling, e.g. data description of 3D objects
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7494258B2 (en) | Apparatus and method for tree-structured data reduction - Patents.com | |
| US5751928A (en) | Parallel computing system for volumetric modeling, data processing and visualization volumetric | |
| Johnson et al. | The irregular z-buffer: Hardware acceleration for irregular data structures | |
| US12444125B2 (en) | Apparatus and method for ray tracing with shader call graph analysis | |
| US20230359496A1 (en) | Stack access throttling for synchronous ray tracing | |
| EP4246450A1 (en) | Apparatus and method for biased bvh traversal path | |
| EP4246449A1 (en) | Apparatus and method for accelerating bvh builds by merging bounding boxes | |
| US20140340412A1 (en) | Hardware unit for fast sah-optimized bvh constrution | |
| US20240320782A1 (en) | Apparatus and Method for Density-Aware Stochastic Subsets for Improved Importance Sampling | |
| Gaudet et al. | Multiprocessor experiments for high-speed ray tracing | |
| Lanzagorta et al. | Introduction to reconfigurable supercomputing | |
| US20240020911A1 (en) | Apparatus and Method for Routing Data from Ray Tracing Cache Banks | |
| Briner Jr | Parallel mixed-level simulation of digital circuits using virtual time | |
| Barnes et al. | Extending gpu ray-tracing units for hierarchical search acceleration | |
| Kronstadt et al. | Software support for the Yorktown simulation engine | |
| Sanchez-Elez et al. | Algorithm optimizations and mapping scheme for interactive ray tracing on a reconfigurable architecture | |
| US12164848B2 (en) | Technologies for circuit design | |
| EP4571656A1 (en) | Apparatus and method for manageable fragmented acceleration structures | |
| US20250308128A1 (en) | Apparatus and method for block-friendly ray traversal | |
| Gustafson et al. | A radar simulation program for a 1024-processor hypercube | |
| Woop | A programmable hardware architecture for realtime ray tracing of coherent dynamic scenes | |
| EP4625340A1 (en) | Apparatus and method for hybrid rendering of dynamic scenes | |
| US20250265762A1 (en) | Allocation and synchronization of multiple queues by a graphics processing unit | |
| Kahler | Hardware Acceleration for Real-Time Compression of 3D Gaussians | |
| Brown et al. | DARPA parallel architecture benchmark study |