[go: up one dir, main page]

Rabe et al., 1996 - Google Patents

New approach in gate-level glitch modelling

Rabe et al., 1996

View PDF
Document ID
608132631709919750
Author
Rabe D
Nebel W
Publication year
Publication venue
Proceedings EURO-DAC'96. European Design Automation Conference with EURO-VHDL'96 and Exhibition

External Links

Snippet

An enhanced gate-level glitch model for logic simulation is presented. This new approach can be used to enhance logic simulation accuracy and power estimation at little additional computation costs. The simulation algorithm is compatible with common event driven …
Continue reading at cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
CN112100158B (en) Standard cell library establishing method and device, electronic equipment and storage medium
US5838947A (en) Modeling, characterization and simulation of integrated circuit power behavior
Rabe et al. New approach in gate-level glitch modelling
Campos-Aguillón et al. A Mini-MIPS microprocessor for adiabatic computing
Rabe et al. Short circuit power consumption of glitches
Mewada et al. An input test pattern for characterization of a full-adder and n-bit ripple carry adder
US10810337B2 (en) Method for modeling glitch of logic gates
Gupta et al. Energy and peak-current per-cycle estimation at RTL
US20080021692A1 (en) Method for performing power simulations on complex designs running complex software applications
US6826736B2 (en) Shape based noise tolerance characterization and analysis of LSI
US7809542B2 (en) System and method for glitch analysis in circuits
Ko et al. Short-circuit power driven gate sizing technique for reducing power dissipation
Sharma et al. Design and analysis of area and power efficient 1-bit Full Subtractor using 120nm technology
US20230289507A1 (en) Analyzing integrated circuit timing variation
Arasu et al. Performance entitlement by exploiting transistor's BTI recovery
Fu et al. A cross-layer power and timing evaluation method for wide voltage scaling
Nassif et al. Advanced waveform models for the nanometer regime
Hsu et al. Vector compaction for power estimation with grouping and consecutive sampling techniques
Sayed et al. A new low power high performance flip-flop
Rjoub et al. Graph modeling for Static Timing Analysis at transistor level in nano-scale CMOS circuits
Lee et al. Dynamic IR drop estimation at gate level with standard library information
Kouroussis et al. Voltage-aware static timing analysis
Pirbadian et al. State dependent statistical timing model for voltage scaled circuits
US7503025B2 (en) Method to generate circuit energy models for macros containing internal clock gating
Lee et al. Quick supply current waveform estimation at gate level using existed cell library information